

### Introduction:-

In unit 1 we discuss about the topic of Introduction to Pic microcontroller to pic 16c6x, to pic 16c7x Architecture and its expansions to pic 16cxx - to the Pipelining process to the Program memory considerations to the File structure (ie) Register File structure. to the Instruction set and the addressing modes to its simple operations.


In unit 2 we are going to study about the various Interrupts to Timers Pic micro controller interrupts to its types (ie) External interrupt to Interrupt Programming. to the loop time sub routine to the various Timers - Timer 0 Programming to Front Panel I/O - Soft keys to state machine to Key switches - Display of Constant to Variable strings

In unit 3 we discuss about the Peripherals to the interfacing. to I<sup>2</sup>C Bus For Peripherals chip Access to I<sup>2</sup>C bus operation. Bus subroutines to Serial Eeprom.

Analog to Digital convert to UART  
 to the baud rate selection to the data  
 handling circuit to the initialization and  
 the LCD to the keyboard interfacing &  
 the ADC, DAC & sensor interfacing.

In unit 4 we discuss about the  
 introduction to Arm Processor to the  
 architecture of Arm Processor to Arm  
 Programmer's model to the development of  
 Arm tools and the memory hierarchy.  
 to the Arm Assembly language programming.  
 and its simple examples also we are  
 discuss about the architectural support for  
 operating systems.

In unit 5 we discuss about the  
 Arm organization to the 3 stage pipe line  
 Arm organization, the 5 stage pipe line  
 Arm organization, the Arm instruction  
 execution process, Arm implementation to  
 the Arm instruction set to Arm coProcessor  
 interface and the architectural support for  
 Higher level languages to the Embedded  
 RAM Applications.




Block diagram of Pic 6x/4x.

Pic has been coined by micro chip technology to identify its single chip microcontrollers. Pic micro controller passes an array of features that makes them attractive for wide range of application. The Pic 16c62A after function of these parts is understood the opportunities afforded by 18 pin parts can be easily deduced by referring to the block diagram.

Popularity of Pic microcontroller is due to following factors

1. speed:- Harvard Architecture, instruction cycle = 4 clock cycles.
2. Instruction:- Set simplicity: Instruction Set consist of 35 Instruction.
3. Power on reset & Brown out reset:- Power on reset means power supply goes b/w specified voltage (4v) causes PIC to reset. Brown out reset
4. A watch dog timer:- reset the processor if software program ever malfunction



5. Pic micro controllers have Four optional

clock sources:

- Low Power crystal
- Mid range crystal
- High range crystal

Rc oscillator

6. Program timers & on chip ADC

7. up to 2 independent internet services


8. Powerful I/O Pin control


9. EPROM/OTP/RAM/Flash memory option


10. I/O Port expansion capability.

11. Free assembler & simulator support


CPU registers -




















cpu begins the interrupt service routine. cpu returns to where it left off in program.  
 It is a result having a one would subroutine call instruction



are loaded in to the program counter  
 At same time bit 4 to 3 of special  
 registers called PCLATH. Program counter  
 are loaded in to bits 12 to 11 of PCL  
 Program Counter. For programs larger  
 than this it is necessary to ensure  
 the bit of 3 PCLATH is set or  
 cleared appropriately each time a  
 Subroutine is called. It goes instructions  
 which also 11 bit address





SVCETEEE

Register File Structure:-


The term register file is PIC terminology. denote location that an instruction can via an address

- > General Purpose register
- > Special " " " "

General Purpose is another name for micro controller RAM. Data can be written


to each 8 bit location


The special Purpose register file contain i/p & o/p port as well as control register to establish each bit.





Two banks such as bank 0, bank 1. Each bank 128 bytes & totally 256 bytes. Register File structure including Direct &











Mnemonic	Operands	Description	Cycle	Status
bef	f, b	clear bit b of register f	1	
bsf	f, b	set bit b of register f	1	
clrw		clear w	1	Z
clrf	f	clear f	1	Z
movf	Ff(w)	move f to F to w	1	Z
swapp	Ff(w)	swap nibbles of F	1	
andlw	k	And literal value to w	1	
iorlw	k	Inclusive OR literal value	1	
xorlw	k	Exclusive OR w	1	
xorwf	f f(w)	Exclusive OR f	1	

single bit manipulation

bcf PORTB, 0 : clear bit 0 of PORTB

bsf STATUS, C : set carry bit

Clear / move

clrw :- clear working register

clrf :- Temp1 :- clear temporary variable

movlw 5 :- load 5 to w

movlw 10 :- load 10 to w

Increment/Decrement/Complements

incf Temp1, f :- Increment Temp1

incw Temp1, w :-  $w \leftarrow \text{Temp1} + 1$ ; Temp1 unchanged

comf Temp1, w :- change 0s to 1s

multiple bit manipulation

andlw B 00001111 :- forw upper 5 bits of w

andwf Temp1, f :-  $\text{Temp1} < \text{Temp1} \& w$

andwf Temp1, f :-  $w \leftarrow \text{Temp1} \& w$

iorwf Temp1, f :- Temp1

xorlw B 00001111 :- complement lower 3 bits

xorwf :-  $\text{Temp1}, w \leftarrow \text{Temp1} \oplus w$

Add/subtract :-

addlw 5 :- Add 5 to w

addwf :-  $\text{Temp1}, f \leftarrow \text{Temp1}, w + 5$

Conditional branch :-


bfs :- Temp1, 0 :- skip the next instruction.

bfss :- STATUS C

Temp1, f

Goto/call

goto There :- label There



Test a <sup>16</sup> Bit Variable For zero:-

Movf countL, F :- Set Z if low byte = 0

btfscc STATUS, Z :- If not, then done testing

Movf countH, F :- Set Z if upper byte = 0

goto Both zero :- Branch if 16 bit variable = 0

Because of pipelining & because the chip

Can execute five cycle every micro second.

These sequences are executed quickly.

For eg 16 bit decrement sequence require

four cycle here fore takes only 0.8  $\mu$ s.

to execute (whether or not branch is taken)

2. Because the Instruction set can operate

directly on RAM Variable, many operations

avoid the "over head" associated with other

microcontroller where in operand in memory must

be first loaded in to an accumulator.

Then operate on restored to memory.