

Unit - IV Introduction to ARM Processor

ARM Architecture:-


1st ARM Processor was developed at Acorn Computer Ltd of Cambridge, England b/w 1983 & April 1985. At that time until formation of Advanced RISC machines Ltd.


Acorn had developed a strong position in the personal computer market due to the success of BBC micro.

The BBC micro was a machine 8 bit 6502 microprocessor rapidly became established.


As a result of these frustration with commercial microprocessor offer the design of proprietary microprocessor was considered the major stumbling block was Acorn knew commercial microprocessor it had to produce a better design with fraction of design effort with no experience in custom chip design beyond a few small gate arrays design like BBC micro

The ARM Programmer Model -
 A processor instruction set
 define the operation that programmer use
 to change the state of system in computer
 the processor. This state usually compute
 the value of data item in processor visible
 register & system memory. Each instruction
 can be viewed as performing a defined
 transformation from state before the
 instruction execute to the state after
 it has completed





ARM Development Tools -
 Software development For the
 ARM is supported by a coherent range
 of tools develop by ARM Limited,
 and there also many third party & public
 domain tools available such as an ARM
 back end gcc C compiler



C or assembler source file
 are compiled or assembled in to
 ARM object format (.o or .obj) files,
 which are then linked in to ARM image
 format (.aif) files. The image format
 files can be built to include the debug
 table required by ARM symbolic debugger
 which can load, run & debug programs.

(a) ARM C-Compiler:-

It is compliant with ANSI standard. For C and is supported by appropriate library of standard function. It uses the ARM procedure call standard for an extremely available function.

(b) ARM Assembler:-

It is a full macro assembly which produces ARM object format o/p that can be linked with o/p from c-compiler.

(c) The Linker:-

Linker takes one or more object files & combines them into an executable program. It resolves symbolic reference object module b/w object files & extract.

(d) ARMsd

The ARM symbolic debugger is a front-end interface to assist in debugging program running either under emulation or remotely on a target system. Such as ARM development board.

At its most basic, ARMsd @1105 is an executable program to be loaded in to ARMulator or a board & run.

Memory Hierarchy: -

Memory size x speed:

A typical computer memory hierarchy consists of several levels, each having a characteristic size x speed.

→ The Processor register can be viewed as the top of the memory hierarchy.

A RISC Processor will typically have around 32-bit registers. Total of 128 bytes.

* High Performance desktop system may have second level off chip cache with a capacity of a few hundred k-bytes and access time of few tens of nano seconds.

Note that the performance difference b/w main memory & backup storage is very much greater than difference b/w any other adjacent level even there is no secondary cache in system.

(a) memory cos: -


Fast memory is more expensive per bit than slow memory. So a memory hierarchy also aims to give a performance close to the faster memory with an average cost per bit approaching slow memory.

Caches:-

The First RISC Processor were introduced at time when standard memory Parts were faster than their Contemporary micro processor, but this situation did not Persist for long subsequent advances in Semiconductor Process technology which have been exploited to make micro processor faster have been applied differently to improve memory chips.

(a) Processor x memory speeds:-
 In 1980 a typical DRAM Part could hold 16k bits of data. These chips arriving in 1981 to 1982 were 16k bit chips and cycle at 3 or 4 MHz for random access and about twice the rate of total access.


Harvard caches:-
 Caches can be built in many ways. At highest level a Processor can have one of following two organization



Cache Performance Metrics:
 Since the processor can operate at its high clock rate only when the memory item it requires are held in the cache the overall system performance depend strongly on the proportion of memory access which cannot be satisfy by cache.

(d) Cache organization:-
 Since a cache hold a dynamically varying selection of items from main memory it must have storage for both the data & address at which data store in main memory.


(a) Direct mapped cache:-
 simplest organization of component





In the direct mapped cache a line of data is stored along with address tag in a memory which is addressed by some portion of the memory address.


→ A particular memory item is stored in a unique location in cache, two items with same cache address field will contend for use that location.

→ The tag & data access can be performed at same time & giving fast cache.
















(c) Shifted Register operands -


A third way to specify a data operation is similar to first but allows the second register operand to be subject to shift operation
 ADD r3, r2, r1 LSL #3 r2 = 32 + 8 * r1


LSL: logical shift left by 0 to 31 places;
 Fill the vacated bits at least significant end of word with zero

LSR: Logical shift right by 0 to 31 places;
 Fill the vacated bits at most significant end of word with zeros









Base plus offset Addressing:-

IF base register does not contain exactly the right address an offset up to 4k bytes may add

LDR r0, r0=mem32 [r1#4] +4

The exclamation mark indicate the instruction should update the base register after initiating data transfer on the ARM is this auto index

LDR r0, [r1] #4 ; r1 = r1 + 4.

Here the exclamation mark is not needed, since the only of the immediate offset is as a base register modifier. Again this offset the instruction is exactly equivalent to a simple register indirect load. Follow by a data copy

ADR r1, Table1 ; r1 points to Table 1

ADR r2, Table2 ; r2 points to Table 2.

Loop LDR [r1] ; get table 1st work

STR r0 [r2]; #4 ; copy to table 2

; if more go back to loop

Table 1 ; <source of data>

Table 2 ; <destination>

(9) Block Copy Addressing

Although the stack view of multiple register transfer instruction is useful there are occasions when a different view is easier to understand. For example when the instructions are used to copy a block of data the mapping b/w two views depend on whether the operation is a load or store.

	Ascending	Descending
Before	Full Empty	Full Empty
Increment	STMIB	LDMIB
After	STMFA	LDMFD
Before	STMIA	LDMID
After	STMEA	LDMFD
Before	LDMDB	STMDB
After	LDMFA	STMEF
Decrement	LDMDA	STMDA
After	LDMFA	STMEF

The block copy views are thus listed.

