

* The ALU which perform the arithmetic logic function required by the instruction set

* The address register and incrementer which select and hold all memory addresses generate sequential addresses when required


→ The instruction decoder and associated control logic.


In a single-cycle data process instruction, two register operands are accessed. The value on B bus is shifted and combined with value on A bus in ALU. Then result is written back in the register bank.

The 3 stage pipeline ARM Processor up to ARM employ a 3 stage pipeline.

* Fetch:- The instruction is fetched from memory & placed in the instruction pipeline

* Decode:- The instruction is decoded and data path control signal prepared for the next cycle stage own.






(a) Memory 'Bottle neck' -
 Fundamental Problem with reducing
 the CPI relative to a 3 stage core
 is related to Von Neumann's data
 memory will have its performance limit
 by the available memory bandwidth. A 3
 stage ARM core access memory on every
 clock cycle.

As the result of the above
 issues, the higher performance ARM
 cores employ a 5 stage pipeline and
 have separate instruction & data memory.

- (b) The 5 stage pipeline is:
- Fetch:-
The instruction is fetched from memory.
 - Decode:-
Instruction is decoded & register operands.
 - Execute:-
An operand is shifted and the
ALU result generated. IF the
instruction is load or store the
memory address is computed & ALL




(e) Data Forwarding

A major source of complexity in 5 stage pipeline is that because instruction execution is spread across three pipeline stages, the only way to resolve data dependencies without stalling the pipeline is to introduce forwarding paths.

LD R₁, [R₂, #offset]
 ADD R₂, R₁, R₃

The processor cannot avoid the value loaded in R₁ to enter the processor buffer/data is needed by the execute stage instruction at the start of the execute stage.

(d) PC Generation:-
 The behaviour of PC is by programmer described in PC behaviour is based on operational characteristics earlier in pipeline & would naturally get a value.




ARM Implementation:-

The Arm implementation follows a similar approach to that for mips. The design is divided into a data path section in Lemair.


(a) Clocking scheme:-

most ARMs do not operate with edge sensitive registers. Instead the design is based around 2 phase non overlap clock which are generated internally from a signal i/p.

This scheme allows the use of level sensitive transparent latches. Data movement is controlled by passing the data alternatively through latches which are open during phase 1 and latches which are open during phase 2.




(B) Data Path Timing:




The minimum data path cycle time is the sum of:

- register read time
- shift delay
- ALU delay
- register write setup time
- Phase 2 to Phase 1 non overlap time


(C) Adder Design





SVCETEEE


ARM 6 - carry select adder:




(9) Carry Arbitration Address:

$$(u, v) * (w, v) = (v + u * w, v + u * v)$$

The adder logic was further improved on ARM 9 and M7, where carry arbitration is used. The carry arbitration scheme reduces the conventional term of two generate variables.




For rotate right function, right shift distance is enable together



SVCETEEE

Control structures:-



An instruction PLA. This unit uses some of the instruction bits to define class of an internal cycle counter to define class of operation.

ARM Instruction Set Support 6 data types

- 8 bit signed & unsigned bytes
- 16 bit signed & unsigned half words
- 32 bit signed & unsigned words

ARM instruction are all 32 bit words & must be word aligned. Half words must align on 2 byte boundary.

Multiply Instructions

ARM multiply instruction produce

of 2-32 bit binary number, hold

in register The result of multiplying

32-bit binary number is a 64 bit product

Binary Encoding

Cond 0000 mul S Rd/RdHi Rn/RnLo R# 1001 R#

000 MUL Multiply (32 bit) $Rd = (Rn \times Rr)$

001 MLA multiply accum $(Rm \times Rr)$

100 VMULL unsigned multipl

101 UMLAL unsigned multipl

110 SMLAL signed multipl

Single word unsigned byte data

Transfer instructions are the

These instructions are the

most flexible way to transfer data b/w ARM


byte or words of data b/w ARM


register & memory.

Provided that register has been

initialized to point some where near

the required memory





Coprocessor Instruction:-

The ARM architecture support a general mechanism for extend the instruction set through the addition of coprocessor. The most common use of a coprocessor is the system coprocessor used to control chip function such as cache & memory management unit on the ARM720. A floating point RAM ARM coprocessor has been developed.

a) Coprocessor register:-

ARM coprocessor have their own private register sets & is controlled by instruction that mirror the instruction. The ARM has sole responsibility for control flow so the coprocessor are concerned with data transfer and data operation:-


(b) Coprocessor Data operation:-

Coprocessor data operation are completely internal to coprocessor & cause a state change in the coprocessor registers.

Half word = signed byte data transfer

These instructions are not supported by some early ARM processor as a result of their late addition to the architecture they are some what shoe horned in to instruction space as indicated by the split immediate field.

The addressing modes available with the unsigned byte to word forms.




Description:-

These instructions are very similar to word & unsigned byte forms described in previous section

5	H	Data type
1	0	signed byte
0	1	unsigned half word
1	1	signed half word.


Multiple Register Transfer instructions - ARM Multiple transfer instructions allow any subset



Description:-

The register list in bottom 16 bit of instruction include a bit for each visible register with bit 0 control whether or not r0 is transfer & so on bit 15 which control transfer of

Swap memory & Register Instructions.
 Swap instruction combine a
 load of a word or an unsigned byte
 in a single instruction. normally the
 two transfer are combined in to atomic
 memory operation cannot be split by
 an external memory access to the
 the instruction can be used as basis
 of semaphore mechanism.





- pc should not be used as any
 of register
 - Base register should not be same
 as either source or destination (Rd)
 when it is unnecessary to
 save or modify content of CPSR
 of control mode

General Register to status Register

The operand which may be register or rotate 8 bit immediate as same way of immediate form of operand 2. in data process instruction.

MISR { <cond> } CPSR_F ISPR # <32 bit>

MISR { <cond> } CPSR_<Field> ISPR <Field>



Unit 5 completed
31/5/23