
STUCOR APP

Reg



B.E./B.Tech. DEGREE EXAMINATIONS, APRIL/MAY 2019.

(Common-to Electronics and Instrumentation Engineering/Instrumentation and Control Engineering)

Time : Three hours

- Convert $(101.01)_2$ to decimal number. 1.
- 2.
- 3.
- Find the result of A + A'D + AC'. 4.
- Write down the characteristic table of JK flip-flop. 5.
- What is FSM? List its two basic types. 6.
- Define metastable state 7.
- Draw the structure of PAL. 8.
- State the purpose of test bench. 9. .

- 11. (a) (i)
 - (ii)

				14/05
. No. :	11		TT	

Question Paper Code : 80126

Third Semester

Electrical and Electronics Engineering

EE 8351 — DIGITAL LOGIC CIRCUITS

(Regulation 2017)

Maximum : 100 marks

Answer ALL questions. PART A — $(10 \times 2 = 20 \text{ marks})$

Give each one example for error detecting code and error correcting code.

Determine the exact number of half adders and full adders required for performing the addition of two binary numbers of 5-bits length each.

10. Write a VHDL program for an EX-NOR gate using behavioural coding.

PART B — $(5 \times 13 = 65 \text{ marks})$

Design a 3-input NAND gate circuit using TTL logic. (7)Explain in detail, the generation of Hamming code for 4-bit data. (6)

	(b)	(i)	Design a 2 input NOR gate using CMOS logic.	(7)
		(ii)	Explain the operation of RTL inverter circuit with relevand diagrams.	ant (6)
12,	(a)	(i)	Design a 3×8 decoder using 2×4 decoders. Draw the truth table.	(7)
		(ii)	Design a full adden singutter to be the	(6)
	(b)	(i)	Simplify and implement the logic function $F(A, B, C) = \Sigma(0, 1, 4, 5, 3)$ using logic gates.	7) (7)
		(ii)	Design a 4×2 priority encoder using logic gates.	(6)
13.	(a)	(i)	Design a 2-bit synchronous sequential down counter.	(7)
		(ii)	Franking the manual of a liter to the second	(6)
	(b)	·(i)		(7)
		(ii)	Draw the state table for the following state diagram. ((6)
		•	$X = 0 \qquad \begin{array}{c} X = 1 \\ \hline Z = 0 \\ \hline X = 1 \end{array} \qquad \begin{array}{c} X = 1 \\ \hline Z = 1 \\ \end{array} \qquad \begin{array}{c} X = 0 \\ \hline X = 0 \end{array}$	
14.	(a)	(i)	Design a Modulo-6 asynchronous binary up-counter.	7)
	•	(ii).	Implement the functions $F_1(X, Y, Z) = \Sigma(1, 2, 4, 5)$ $F_2(X, Y, Z) = \Sigma(0, 1, 3, 4)$ and $F_3(X, Y, Z) = \Sigma(23, 6, 7)$ using a single PROM order	;), ;le (6)
•	(b)	(i)	Differentiate PAL and PLA implementations with the help of the same example $F_2(a,b,c) = \Sigma(0,1,3,4,6,7)$.	he 7)
	-	(ii)	Explain the structure of CPLD with the help of a block diagram. (6	/
15.,	·(a)	(i)	Draw the VLSI design flow chart used for IC design and fabrication (7	
ŀ		(ii)	Write down a VHDL code for 8 × 1 Demultiplexer. (6 Or	6)
	(b)	(i)	Illustrate the two approaches used in VHDL coding with full adde design as your example. (7	
		(ii)	What are components in VHDL? Show step-by-step how a NOI gate component can be created and added in the library. (6	R

2

STUCOR APP

 $-(1 \times 15 = 15 \text{ marks})$

equential logic circuit that goes through the 0, 12,14 repeatedly. Use D flip flops for your (15)

 \mathbf{Or}

ction and implement it using NAND gates only: 1,13,15), with don't care states

(15)

STUCOR APP

Reg. No. :

Question Paper Code : 25084

B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2018.

Electrical and Electronics Engineering

(Common to : Electronics and Instrumentation Engineering/Instrumentation and . Control Engineering)

Time : Three hours

PART A — $(10 \times 2 = 20 \text{ marks})$

- Draw the DTL based NAND gate. 1.
- 2 complement of the subtrahend (a) 11011 - 11001 (b) 110100 -10101
- Mention the dependency of output in combinational circuits. 3.
- Draw the NAND gate circuit using NOT, AND & OR Gates. 4.
- 5.
- Comment about a preset table counter & ripple counter. 6.
- Draw the block diagram of asynchronous sequential circuit. 7.
- Outline about PLA. 8.
- Draw the basic structure of MOS transistor. 9.
- 10.

Third Semester

EE 8351 — DIGITAL LOGIC CIRCUITS

(Regulations 2017)

Maximum: 100 marks

10/11/2018

EN

Answer ALL questions.

Perform subtraction on the following unsigned binary numbers' using the 2's-

Write the role of master clock generator in synchronous circuits.

List the languages that are combined together to get VHDL language.

(13)

PART $\mathbf{\hat{B}}$ — (5 × 13 = 65 marks)

11. (a) Assume a 3-input AND gate with output F and a 3-input OR gate with G output. Show the signals of the outputs F and G as functions of the three inputs ABC. Use all 8 possible combinations of inputs ABC.

Or

- (b) Show that a positive logic NAND gate is a negative logic NOR gate and vice versa. (13)
- Given the following Boolean function F = A'C + A'B + AB'C + BC. (13) 12. (a)
 - Express it in sum of minterms. (i)
 - Find the minimal sum of products expression. (ii)
 - Draw the logic diagram of a 2-to-4 line decoder using NOR gates only. **(b)** Include an enable input. (13)
- 13. (a) Explain the operation, state diagram and characteristics of a T flip-flop and master-slave JK flip-flop. (13)

 \mathbf{Or}

Or

- Describe the design procedure with neat diagram about 4 bit (b) bidirectional shift register with parallel load. (13)
- Discuss the operation of SR Latch with NOR and NAND gates analysis. 14. (a)
 - Or
 - Illustrate about hazards in sequential circuits and the steps to avoid (b) hazards in it. (13)
- 15. (a) Explain the structure and working principles of TTL based Totem-pole output configuration. (13)

\mathbf{Or}

2

Write a VHDL code to realize a half adder using behavioral modeling and (b) structural modeling. (13)

- 16. (a)
 - back to 00, and repeats.
 - (b) 5, 6, or 7, the binary output is one less than the input.

25084

STUCOR APP

(13)

PART C — $(1 \times 15 = 15 \text{ marks})$

Design a sequential circuit with two D flip-flops A and B, and one input x. When x=0, the state of the circuit remains the same. When x=1, the circuit goes through the state transitions from 00 to 01 to 11 to 10 (15)

 \mathbf{Or}

Design a combinational circuit with three inputs, x, y and z, and the three outputs, A, B, and C. when the binary input is 0, 1, 2, or 3, the binary output is one greater than the input. When the binary input is 4, (15)

Reg. No. :

B.E./B.T.C.L.DEGREE EXAMINATIONS, NOVEMBER/DECEMBER 2019 Third Semester **Electrical and Electronics Engineering** EE 8351 - DIGITAL LOGIC CIRCUITS Common to : Electronics and Instrumentation Engineering/Instrumentation and **Control Engineering** (Regulations 2017)

Time : Three Hours

Answer ALL questions

PART

- 1. List the different types of output configuration in TTL.
- 2. Given the two binary numbers X = 1010100 and Y = 1000011, perform subtraction (a) X - Y and (b) Y - X using 2's-complements.
- 3. Write the difference between sequential and combinational circuits.
- 4. Draw basic configuration of three PLDs.
- 5. Mention the role of master clock generator in synchronous circuits.
- 6. Define state assignment.
- 7. Name the three types of hazards.
- 8. Define synchronous sequential circuit.
- 9. Mention the languages that are combined together to get VHDL language.
- 10. Expand the T'Base and T'Low predefined attributes.





Question Paper Code : 90194


Maximum : 100 Marks

(10×2=20 Marks)

(18)

90194	- 2 -	
	PART – B	(5×18=65 Marks)
11. a)	Explain the two types of MOS families. (OR)	(18)
b)	With the neat circuit diagram, explain the operation of ECL.	(18)
12. a)	Simplify the following expressions in (1) sum of products and of sums a) $x'z' + y'z' + yz' + xy$	(2) products (4)
	b) $AC' + B'D + A'CD + ABCD$	(4)
	c) $(A' + B' + D') (A + B' + C') (A' + B + D') (B + C' + D')$	(5)
	(OR)	. *
b)	Design a half subtractor circuit with inputs x and y and out The givenit subtracts the bits x x and places the difference	• • • • •

- The circuit subtracts the bits x-y and places the difference in D and the borrow in B. (13)
- 13. a) A sequential circuit has one flip-flop Q, two inputs x and y and one output S. It consists of a full-adder circuit connected to a D flip-flop, as shown in figure. Derive the state table and state diagram of the sequential circuit. (18)



(OR)

- b) Draw and explain the operation of a JK and master slave JK flip flop. (18) 14. a) Discuss about the hazards in asynchronous sequential circuits and the methods to eliminate them. (18) (OR)
 - b) Describe the effect of races in asynchronous sequential circuit design.

-8-

15. a) Develop a VHDL code to realize a 3 bit Gray code counter using case statement.


(OR)

b) Discuss briefly the operators and packages in VHDL.

PART - C

- 16. a) Consider the combinational circuit shown in Fig.

 - F, and F, as a function of the four inputs.
 - and F, in the table.
 - obtained in part (a).





and F_{3} (A, B, C) = $\Sigma m(0, 2, 4, 7)$.

90194

(18)

(18)

(15)

(1×15=15 Marks)

i) Derive the Boolean expressions for T_1 through T_4 . Evaluate the outputs of

ii) List the truth table with 16 binary combinations of the four inputs variables. Then list the binary values for T, through T_4 and outputs F_1

iii) Plot the output Boolean functions obtained in part (b) on maps and show that the simplified Boolean expressions are equivalent to the ones

b) Implement the following function using PLA and PAL: F_{1} (A,B,C) = $\Sigma m(3,5,6,7)$ (15)

	Reg. No.
	Question Paper Code : 57308
	B.E./B.Tech. DEGREE EXAMINATION, MAY/JUNE 2016
1	Third Semester
	Electrical and Electronics Engineering
	EE 6301 - DIGITAL LOGIC CIRCUITS
((Common to Electronics and Instrumentation Engineering and Instrumentation and Control Engineering)
	(Regulation 2013)
Time	e : Three Hours Maximum : 100 Mari
	Answer ALL questions.
ta"	$PART - A (10 \times 2 = 20 \text{ Marks})$
1.	Convert the following binary code into a Gray Code :
184	10101110002
2.	Define fan-in and fan-out.
3.	Write the POS representation of the following SOP function :
	$f(x, y, z) = \sum m(0, 1, 3, 5, 7)$
4.	Design a half subtractor.
5.	Give the characteristic equation and characteristic table of SR flip-flop.
6,	State any two differences between Moore and Mealy state machines.
7.	What are the two types of asynchronous sequential circuits ?
8.	State the difference between PROM, PLA and PAL.
	What is data flow modelling in VHDL ? Give its basic mechanism.
9.	

			PART - B (5 × 16 = 80 Marks)	
11.	(a)	(i)	Convert 10101110111011002 into its octal, decimal and hexadecimal	
			equivalent.	(6)
		(ii)	Deduce the odd parity hamming code for the data : 1010.	(0)
			Introduce an error in the LSB of the hamming code and deduce the steps	
			to detect the error.	(10)
	(b)	(i)	With circuit schematic explain the operation of a two input TTL NAND	
			gate.	(8)
		(ii)	With circuit schematic and explain the operation and characteristics of a	
			ECL gate.	(8)
12.	(a)	(i)	Simplify the following function using Karnaugh Map.	
			$f(w, x, y, z) = \sum m(0, 1, 3, 9, 10, 12, 13, 14) + \sum d(2, 5, 6, 11)$	(8)
		(ii)	Implement the following function using only NAND gates : $f(x,y,z) = \sum (0, 2, 4, 4)$	1
			$f(x, y, z) = \sum m(0, 2, 4, 6)$ OR	(8)
	(b)	(i)	Design a BCD to Excess-3 code converter.	(8)
		(ii)	Design a full adder and implement it using suitable multiplexer.	(8)
13	(a)	(i)	Explain the operation of a JK master slave flip flop.	(8)
1.0.	(4)	(ii)	Design a MOD-5 counter using T Flip Flops.	(0)
			OR	(0)
	(b)	(i)	Design a serial adder using Mealy state model.	(8)
		(ii)	Explain the state minimization using partitioning procedure with a suitable example.	(8)
		~		
14.	(a)	(i)	What are Static-0 and Static-1 hazards ? Explain the removal of hazards using hazard covers in K-map.	(9)
		(ii)	Explain cycles and races in asynchronous sequential circuits.	(8) (8)
			OR	
	(b)	(i)	What are transition table and flow table ? Give suitable examples.	(6)
		(ii)	Implement the following function using PLA and PAL : $f(x, y, z) = \sum m (0, 1, 3, 5, 7)$	(10)
		1000		
15.	(a)	(i)	Explain the various operators supported by VHDL.	(8)
		(ii)	Write the VHDL code to realize a decade counter with behavioural modelling.	(8)
			OR	(0)
	·(b)		Explain functions and subprograms with suitable examples.	(6)
		(ii)	Write the VHDL code to realize a 4-bit parallel binary adder with structural modelling and write the test bench to verify its functionality. (10)
			and child into coning and write the test bench to verify its functionality.	10)
			a second second and an array to the second second second second	
			and an	
		-	2 573	80
				00
			영영법 선명도 아랍지? 많은 것 것 모님이 많을	
1				

	Reg. No. :
	Question Paper Co
	B.E./B.Tech. DEGREE EXAMINATI
	Third Semeste
	Electrical and Electronics
12.0	EE 6301 DIGITAL LOG
(Çe	ommon to Electronics and Instrumentation I Control Engineer
	(Regulations 20
Time	e : Three hours
	Answer ALL ques
	PART A — $(10 \times 2 = 2)$
· 1.	Reduce $a(b+bc')+ab'$.
2.	Convert 143 ₁₀ into its binary and binary co
3.	Write the POS form of the SOP expressi
4.	Design a Half Subtractor.
5.	Give the characteristic equation and chara
6.	State the differences between Moore and I
7.	What is a flow table? Give example.
8.	State the difference between PROM, PAL
9.	Give the syntax for package declaration a
10	Write the VHDL code for a 2×1 multiple

STUCOR APP

de: 71764 18/05/17 AN

YON, APRIL/MAY 2017.

ter

s Engineering

GIC CIRCUITS

Engineering, Instrumentation and ering)

013)

Maximum : 100 marks

stions.

20 marks)

coded decimal equivalent.

ion f(x, y, z) = x'yz + xyz' + xy'z.

racteristic table of a T Flip Flop.

Melay state machines.

and PLA.

and package body in VHDL.

exer using behavioral modeling.

 (a) (i) Design a odd-parity hamming code generator and detector for 4-bit data and explain their logic. (ii) Convert <i>EACE</i>₁₅ into its binary, octal and decimal equivalent. Or (b) (i) With circuit schematic explain the working of a two-input TTL NAND gate. (ii) Compare Totem Pole and open collector outputs. (a) (b) Reduce the following minterms using Karnaugh - Map f(w, x, y, z) = ∑m (0, 1, 3, 5, 6, 7, 8, 12, 14) + ∑d(9, 15). (7) (ii) Implement the following function using a suitable multiplexer f(a, b, c) = ∑m (3, 7, 4, 5). (6) (b) (i) Design a 3 × 8 decoder and explain its operation as a minterm generator. (7) (ii) Design a full adder using only NOR gates. (6) (a) (i) Draw and explain the operation of a Master - Slave JK Flip Flop.(7) (ii) Design a 5-bit ring counter and mention its applications. (6) Or (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output w = 0 w = 1 Z A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E 0 D R G 1 E F C 0 F E 0 C F E 0 <li< th=""><th>data and explain their logic. (i) Convert $FACE_{15}$ into its binary, octal and decimal equivalent. Or (b) (i) With circuit schematic explain the working of a two-input TTL NAND gate. (ii) Compare Totem Pole and open collector outputs. 2. (a) (i) Reduce the following minterms using Karnaugh – Map $f(w, x, y, z) = \sum m (0, 1, 3, 5, 6, 7, 8, 12, 14) + \sum d(9, 15)$. (7) (ii) Implement the following function using a suitable multiplexer $f(a, b, c) = \sum m (3, 7, 4, 5)$. (6) Or (b) (i) Design a 3×8 decoder and explain its operation as a minterm generator. (7) (ii) Design a full adder using only NOR gates. (6) 13. (a) (i) Draw and explain the operation of a Master – Slave JK Flip Flop.(7) (ii) Design a 5-bit ring counter and mention its applications. (6) Or (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output $w = 0 \ w = I \ Z$ A B C 1 B D F 1 C F E 0 D F E 0 D F E 0 D B G 1 E F C 0</th><th></th><th></th><th></th><th>PART B $(5 \times 13 = 65 \text{ marks})$</th></li<>	data and explain their logic. (i) Convert $FACE_{15}$ into its binary, octal and decimal equivalent. Or (b) (i) With circuit schematic explain the working of a two-input TTL NAND gate. (ii) Compare Totem Pole and open collector outputs. 2. (a) (i) Reduce the following minterms using Karnaugh – Map $f(w, x, y, z) = \sum m (0, 1, 3, 5, 6, 7, 8, 12, 14) + \sum d(9, 15)$. (7) (ii) Implement the following function using a suitable multiplexer $f(a, b, c) = \sum m (3, 7, 4, 5)$. (6) Or (b) (i) Design a 3×8 decoder and explain its operation as a minterm generator. (7) (ii) Design a full adder using only NOR gates. (6) 13. (a) (i) Draw and explain the operation of a Master – Slave JK Flip Flop.(7) (ii) Design a 5-bit ring counter and mention its applications. (6) Or (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output $w = 0 \ w = I \ Z$ A B C 1 B D F 1 C F E 0 D F E 0 D F E 0 D B G 1 E F C 0				PART B $(5 \times 13 = 65 \text{ marks})$
Or(b) (i) With circuit schematic explain the working of a two-input TTL NAND gate.(ii) Compare Totem Pole and open collector outputs.(ii) Compare Totem Pole and open collector outputs.(ii) Compare Totem Pole and open collector outputs.(ii) Implement the following minterms using Karnaugh – Map $f(w, x, y, z) = \sum m (0, 1, 3, 5, 6, 7, 8, 12, 14) + \sum d(9, 15). (7)$ (ii) Implement the following function using a suitable multiplexer $f(a, b, c) = \sum m (3, 7, 4, 5). (6)$ (ii) Design a 3×8 decoder and explain its operation as a minterm generator. (7)(ii) Design a full adder using only NOR gates. (6)(ii) Design a full adder using only NOR gates. (6)(ii) Design a 5-bit ring counter and mention its applications. (7)(ii) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7)(ii) Using para 4-bit parallel-in serial-out shift register using D Flip Flops. (7)(ii) Using para table $\sum Next state$ Output $w = 0 \ w = 1 \ Z$ $A \ B \ C \ 1 \ B \ D \ F \ 1 \ C \ F \ E \ 0 \ D \ B \ G \ 1 \ E \ F \ C \ 0 \ F \ E \ D \ 0 \ C \ C \ C \ C \ C \ C \ C \ C \ C$	(b) (i) With circuit schematic explain the working of a two-input TTL NAND gate. (ii) Compare Totem Pole and open collector outputs. (ii) Compare Totem Pole and open collector outputs. (i) (i) Reduce the following minterms using Karnaugh - Map $f(w, x, y, z) = \sum m (0, 1, 3, 5, 6, 7, 8, 12, 14) + \sum d(9, 15). (7). (ii) Implement the following function using a suitable multiplexer f(a, b, c) = \sum m (3, 7, 4, 5). (6) (ii) Implement the following function using a suitable multiplexer f(a, b, c) = \sum m (3, 7, 4, 5). (7) (iii) Design a 3 \times 8 decoder and explain its operation as a minterm generator. (7) (iii) Design a full adder using only NOR gates. (6) (ii) Deraw and explain the operation of a Master - Slave JK Flip Flop.(7) (ii) Design a 5-bit ring counter and mention its applications. (6) Or Or (b) (a) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (b) (b) Design a 4-bit state. Next state Output w = 0 \ w = 1 \ Z A B C B D F B D F I C F E 0 D F C $.1.	(a)	(i)	
 (b) (i) With circuit schematic explain the working of a two-input TTL NAND gate. (ii) Compare Totem Pole and open collector outputs. (ii) Compare Totem Pole and open collector outputs. (ii) Reduce the following minterms using Karnaugh - Map f(w, x, y, z) = ∑m (0, 1, 3, 5, 6, 7, 8, 12, 14) + ∑d(9, 15). (7) (ii) Implement the following function using a suitable multiplexer f(a, b, c) = ∑m (3, 7, 4, 5). (6) Or (b) (i) Design a 3 × 8 decoder and explain its operation as a minterm generator. (7) (ii) Design a full adder using only NOR gates. (6) 13. (a) (i) Draw and explain the operation of a Master - Slave JK Flip Flop.(7) (ii) Design a 5-bit ring counter and mention its applications. (6) Or (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output w:=0 w= I Z A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0 	 (b) (i) With circuit schematic explain the working of a two-input TTL NAND gate. (ii) Compare Totem Pole and open collector outputs. 2. (a) (i) Reduce the following minterms using Karnaugh - Map f(w, x, y, z) = ∑m (0, 1, 3, 5, 6, 7, 8, 12, 14) + ∑d(9, 15). (7) (ii) Implement the following function using a suitable multiplexer f(a, b, c) = ∑m (3, 7, 4, 5). (6) (b) (i) Design a 3 × 8 decoder and explain its operation as a minterm generator. (7) (ii) Design a full adder using only NOR gates. (6) 13. (a) (i) Draw and explain the operation of a Master - Slave JK Flip Flop.(7) (ii) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output w = 0 w = I Z A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0 		ì	(ii)	Convert $FACE_{16}$ into its binary, octal and decimal equivalent.
TTL NAND gate. (ii) Compare Totem Pole and open collector outputs. (ii) Compare Totem Pole and open collector outputs. (ii) Reduce the following minterms using Karnaugh - Map $f(w, x, y, z) = \sum m (0, 1, 3, 5, 6, 7, 8, 12, 14) + \sum d(9, 15)$. (7) (ii) Implement the following function using a suitable multiplexer $f(a, b, c) = \sum m (3, 7, 4, 5)$. (6) Or (b) (i) Design a 3×8 decoder and explain its operation as a minterm generator. (7) (ii) Design a full adder using only NOR gates. (6) 13. (a) (i) Draw and explain the operation of a Master - Slave JK Flip Flop.(7) (ii) Design a 5-bit ring counter and mention its applications. (6) Or (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output $w = 0 \ w = 1 \ Z$ A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0	TTL NAND gate. (ii) Compare Totem Pole and open collector outputs. 2. (a) (i) Reduce the following minterms using Karnaugh – Map $f(w, x, y, z) = \sum m (0, 1, 3, 5, 6, 7, 8, 12, 14) + \sum d(9, 15)$. (7) (ii) Implement the following function using a suitable multiplexer $f(a, b, c) = \sum m (3, 7, 4, 5)$. (6) Or (b) (i) Design a 3 × 8 decoder and explain its operation as a minterm generator. (7) (ii) Design a full adder using only NOR gates. (6) 13. (a) (i) Draw and explain the operation of a Master – Slave JK Flip Flop.(7) (ii) Design a 5-bit ring counter and mention its applications. (6) Or (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output $w = 0 \ w = 1 \ Z$ A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0	*			Or
12. (a) (i) Reduce the following minterms using Karnaugh – Map $f(w, x, y, z) = \sum m (0, 1, 3, 5, 6, 7, 8, 12, 14) + \sum d(9, 15)$. (7) (ii) Implement the following function using a suitable multiplexer $f(a, b, c) = \sum m (3, 7, 4, 5)$. (6) Or (b) (i) Design a 3×8 decoder and explain its operation as a minterm generator. (7) (ii) Design a full adder using only NOR gates. (6) 13. (a) (i) Draw and explain the operation of a Master – Slave JK Flip Flop.(7) (ii) Design a 5-bit ring counter and mention its applications. (7) (ii) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output $w = 0 \ w = I \ Z$ A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0	 2. (a) (i) Reduce the following minterms using Karnaugh - Map f(w, x, y, z) = ∑m (0, 1, 3, 5, 6, 7, 8, 12, 14) + ∑d(9, 15). (7) (ii) Implement the following function using a suitable multiplexer f(a, b, c) = ∑m (3, 7, 4, 5). (6) Or (b) (i) Design a 3 × 8 decoder and explain its operation as a minterm generator. (7) (ii) Design a full adder using only NOR gates. (6) 13. (a) (i) Draw and explain the operation of a Master - Slave JK Flip Flop.(7) (ii) Design a 5-bit ring counter and mention its applications. (6) Or (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output w = 0 w = 1 Z A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0 		(b)	(i) .	
$f(w, x, y, z) = \sum m (0, 1, 3, 5, 6, 7, 8, 12, 14) + \sum d(9, 15).$ (7) (ii) Implement the following function using a suitable multiplexer $f(a, b, c) = \sum m (3, 7, 4, 5).$ (6) Or (b) (i) Design a 3 × 8 decoder and explain its operation as a minterm generator. (7) (ii) Design a full adder using only NOR gates. (6) 13. (a) (i) Draw and explain the operation of a Master – Slave JK Flip Flop.(7) (ii) Design a 5-bit ring counter and mention its applications. (6) Or (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output $w = 0 \ w = I \ Z$ A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0	$f(w, x, y, z) = \sum m (0, 1, 3, 5, 6, 7, 8, 12, 14) + \sum d(9, 15).$ (7) (ii) Implement the following function using a suitable multiplexer $f(a, b, c) = \sum m (3, 7, 4, 5).$ (6) Or (b) (i) Design a 3 × 8 decoder and explain its operation as a minterm generator. (7) (ii) Design a full adder using only NOR gates. (6) 13. (a) (i) Draw and explain the operation of a Master - Slave JK Flip Flop. (7) (ii) Design a 5-bit ring counter and mention its applications. (6) Or (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output $w = 0 \ w = I \ Z$ A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0			(ii)	Compare Totem Pole and open collector outputs.
Or (b) (i) Design a 3 × 8 decoder and explain its operation as a minterm generator. (7) (ii) Design a full adder using only NOR gates. (6) 13. (a) (i) Draw and explain the operation of a Master – Slave JK Flip Flop.(7) (ii) Design a 5-bit ring counter and mention its applications. (6) Or (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table : (6) Present state Next state Output $w = 0 \ w = I \ Z$ A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0	Or (b) (i) Design a 3 × 8 decoder and explain its operation as a minterm generator. (7) (ii) Design a full adder using only NOR gates. (6) (a) (i) Draw and explain the operation of a Master – Slave JK Flip Flop.(7) (ii) Design a 5-bit ring counter and mention its applications. (6) (ii) Design a 5-bit parallel-in serial-out shift register using D Flip Flops. (7) (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output $w = 0 \ w = I \ Z$ A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0	12.	(a)		$f(w, x, y, z) = \sum m (0, 1, 3, 5, 6, 7, 8, 12, 14) + \sum d(9, 15). $ (7) Implement the following function using a suitable multiplexer
 (b) (i) Design a 3 × 8 decoder and explain its operation as a minterm generator. (7) (ii) Design a full adder using only NOR gates. (6) 13. (a) (i) Draw and explain the operation of a Master - Slave JK Flip Flop. (7) (ii) Design a 5-bit ring counter and mention its applications. (6) Or (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output w = 0 w = 1 Z A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0 	 (b) (i) Design a 3 × 8 decoder and explain its operation as a minterm generator. (7) (ii) Design a full adder using only NOR gates. (6) (i) Draw and explain the operation of a Master - Slave JK Flip Flop.(7) (ii) Design a 5-bit ring counter and mention its applications. (6) Or (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output w = 0 w = 1 Z A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0 				$f(a,b,c) = \sum m (3,7,4,5). $ (6)
generator. (7) (ii) Design a full adder using only NOR gates. (6) 13. (a) (i) Draw and explain the operation of a Master – Slave JK Flip Flop.(7) (ii) Design a 5-bit ring counter and mention its applications. (6) Or (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table : (6) Present state Next state Output $w = 0 \ w = 1 \ Z$ A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0	generator. (7) (ii) Design a full adder using only NOR gates. (6) 13. (a) (i) Draw and explain the operation of a Master – Slave JK Flip Flop.(7) (ii) Design a 5-bit ring counter and mention its applications. (6) Or (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output $w = 0 \ w = 1 \ Z$ A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0		21 ² 1,141		Or
 (ii) Design a function and explain the operation of a Master - Slave JK Flip Flop.(7) (ii) Design a 5-bit ring counter and mention its applications. (6) Or (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output w = 0 w = 1 Z A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0 	(ii) Design a faith and explain the operation of a Master – Slave JK Flip Flop. (7) (ii) Design a 5-bit ring counter and mention its applications. (6) Or (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output w = 0 $w = I$ Z A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0	14	(b)	(i)	
 (ii) Design a 5-bit ring counter and mention its applications. (6) Or (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output w = 0 w = 1 Z A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0 	 (ii) Design a 5-bit ring counter and mention its applications. (6) Or (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output w = 0 w = 1 Z A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0 	a)		(ii)	Design a full adder using only NOR gates. (6)
Or (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output $w = 0 \ w = 1 \ Z$ A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0	Or (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output w = 0 $w = 1$ Z A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0	13.	(a)	(i)	Draw and explain the operation of a Master – Slave JK Flip Flop.(7)
 (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output w = 0 w = 1 Z A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0 	(b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output w = 0 $w = 1$ Z A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0			(ii)	Design a 5-bit ring counter and mention its applications. (6)
Flops. (7) (ii) Using partitioning minimization procedure reduce the following state table: (6) Present state Next state Output w = 0 $w = 1$ Z A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0	Flops. (ii) Using partitioning minimization procedure reduce the following state table: (ii) Using partitioning minimization procedure reduce the following (6) Present state Next state Output $w = 0 \ w = I \ Z$ A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0	-			Or
state table : (6) Present state Next state Output w = 0 $w = 1$ Z A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0	state table : (6) Present state Next state Output w = 0 $w = 1$ Z A B C 1 B D F 1 C F E 0 D B G 1 E F C 0 F E D 0		(b)	(i)	
w = 0 w = 1 Z $A B C 1$ $B D F 1$ $C F E 0$ $D B G 1$ $E F C 0$ $F E D 0$	w = 0 w = 1 Z $A B C 1$ $B D F 1$ $C F E 0$ $D B G 1$ $E F C 0$ $F E D 0$	4		(ii)	state table : (6)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$. •	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$				
$\begin{array}{ccccc} \mathbf{C} & \mathbf{F} & \mathbf{E} & 0 \\ \mathbf{D} & \mathbf{B} & \mathbf{G} & 1 \\ \mathbf{E} & \mathbf{F} & \mathbf{C} & 0 \\ \mathbf{F} & \mathbf{E} & \mathbf{D} & 0 \end{array}$	$\begin{array}{ccccc} \mathbf{C} & \mathbf{F} & \mathbf{E} & 0 \\ \mathbf{D} & \mathbf{B} & \mathbf{G} & 1 \\ \mathbf{E} & \mathbf{F} & \mathbf{C} & 0 \\ \mathbf{F} & \mathbf{E} & \mathbf{D} & 0 \end{array}$				
D B G 1 E F C 0 F E D 0	D B G 1 E F C 0 F E D 0				
E F C 0 F E D 0	E F C 0 F E D 0				
F E D O	F E D O				
		-		E	

2

(b)

(a)

15.

- derive next-state and output expressions. Or
- (i) of hazard and design a hazard-free circuit.
- Implement the following functions using programmable logic array : (ii) $f(m = \pi) - \Sigma m (0 | 3 | 5 | 7)$

$$f_1(x, y, z) = \sum m(0, 1, 0, 0, 1)$$
$$f_2(x, y, z) = \sum m(2, 4, 6).$$


- realize it using structural modeling. Or
- (b) using structural modeling.

PART C — $(1 \times 15 = 15 \text{ marks})$

16. (a) families.

Or

(b) using Programmable Array Logic (PAL).



71764



14. (a) A control mechanism for a vending machine accepts nickels and dimes. It dispense merchandise when 20 cents is deposited ; it does not give change if 25 cents is deposited. Design the FSM that implements the required control, using as few states as possible. Find a suitable assignment and (13)

> Implement the following logic and analyse for the pressure of any hazard $f = x_1 x_2 + \overline{x}_1 x_3$. If hazard is present briefly explain the type (7)

(6)

Design a 3 -bit magnitude comparator and write the VHDL code to (13)

Design a 4×4 array multiplier and write the VHDL code to realize it (13)

Design a CMOS inverter and explain its operation. Comment on its characteristics such as Fan-in, Fan-out power dissipation, propagation delay and noise margin. Compare its advantages over other logic (15)

Write the VHDL code for the given state diagram, using behavioral modeling. Design it using one-hot state assignment and implement it (15)

71764

Question Paper Code: 40991

tor all sub

B.E./B.Tech. DEGREE EXAMINATION, APRIL/MAY 2018 Third Semester Electrical and Electronics Engineering EE 6301 – DIGITAL LOGIC CIRCUITS

(Common to Electronics and Instrumentation Engineering/Instrumentation and Control Engineering) (Regulations 2013)

Time : Three Hours

Maximum : 100 Marks

24/04/2018

Answer ALL questions

PART – A

(10×2=20 Marks)

- 1. State the associative property of Boolean algebra.
- 2. Reduce A(A + B).
- 3. Define duality property.

Download STUCOR App Reg. No.:

- 4. What is a karnaugh map?
- 5. What is a master-slave flip-flop?
- 6. Give the comparison between synchronous and asynchronous counters.
- 7. Define address and word.
- 8. Why was PAL developed ?
- 9. Define Cache memory.
- 10. Infer the concept of switch-level modeling.

(5×13=65 Marks)

STUCOR

11. a) i) Prove that ABC + ABC' + AB'C + A'BC = AB + AC + BC.
ii) Convert the given expression in canonical SOP form Y = AC + AB + BC.
(5)

(OR)

b) Designing a 4-bit Adder-Subtractor circuit.

(13)

409		000+ Study Materials for Semester Exams via STUC	
12.	a)	Write down the steps in implementing a Boolean function with levels of gates. (OR)	AND (13)
	b)	Give the general procedure for converting a Boolean expression in to mult NAND diagram.	ilevel (13)
13.	a)	Explain the operation of SR flip-flop, T flip-flop and JK flip-flop. (OR)	(13)
	b)	Explain the flip-flop excitation tables for JK flip-flop and RS flip-flop.	(13)
14.	a)	Elaborate the concept of PROM, EPROM, EEPROM in detail. (OR)	(13)
	b)	Explain the operation of bipolar RAM cell with suitable diagram.	(13)
15.	a)	Give the different arithmetic operators and bitwise operators. (OR)	(13)
	b)	Explain in detail about the principal of operation of RTL design.	(13)
		PART - C (1×15=1	5 Marks)
16.	a)	Draw the circuit of CMOS AND gate and explain its operation. Also impleusing PHDL.	ement (15)
		(OR)	
	b)	Design and explain and bit shift register. Also give its truth table with	ite
	~)	input and output waveform.	
	~ /	input and output waveform.	(15)
		input and output waveform.	(15)
			(15)
	ne Man		
	ne M		(15)
	ne M		(15)
	ne M		(15)

OFEN Question Paper Code : 52945 CHENNAI 600 130 EAB Tech. DEGREE EXAMINATIONS, APRIL/MAY 2019.

Electrical and Electronics Engineering

EE 6301 — DIGITAL LOGIC CIRCUITS

(Common to B.E. Electronics and Instrumentation Engineering/B.E. Instrumentation and Control Engineering)

(Also common to: PTEE 6301 - Digital Logic circuits for B.E. (Part-Time) Third Semester - Electrical and Electronics Engineering Regulation 2014)

Time : Three hours

PART A — $(10 \times 2 = 20 \text{ marks})$

- Convert a binary number (1101101)2 to decimal and octal numbers. 1.
- 2. Define Tri-state gates.
- Write the logic expression for Full adder and Full subtractor. 3.
- What is meant by canonical form? Give an example for POS and SOP canonical 4. forms.
- 5.
- Write the characteristic equation of JK flip flop and its truth table. 6.
- Define race condition. How it can be eliminated. 7.
- Describe PROM. 8.
- 9. List the purpose of Test bench.
- Design a Half adder using HDL 10.

STUCOR APP

Reg. No. :		
		- 10 C

Third Semester

(Regulation 2013)

Maximum : 100 marks

Answer ALL questions.

Draw the sequential logic diagram for Parallel In - Serial Out Shift register.

(13)

(13)

PART $B \rightarrow (5 \times 13 = 65 \text{ marks})$

11. (a) Define Binary code. Demonstrate the Hamming code with an example.

Or

Explain TTL logic in detail along with its types. (b)

Design a Combinational logic circuit to convert Binary to Gray code and 12. (a) write its truth table. (13)

Or

Implement the following Boolean function using 4:1 Multiplexer. (b) (13)

 $F(W, X, Y, Z) = \sum m(0, 1, 2, 4, 6, 9, 12, 14)$

1 . . .

Synthesis a 3 bit counter using T Flip Flop (State diagram, Excitation 13. (a) table, K-map, Logic diagram). (13)

 \mathbf{Or}

What is meant by a Flip Flop? Write the characteristics equation, **(b)** characteristics table and draw logic of SR, JK and D flip flops. (2+4+4+3)

Explain the steps for the design of Asynchronous sequential circuits with 14. -(a) an example. (13)

Or

(b) Draw a PLA circuit to implement the functions (13)

 $F_1 = AB' + AC + A'BC'$ and $F_2 = (AC + BC)'$.

- Describe RTL in HDL with an example. 15. (a)
 - Write the HDL program for 2:1 multiplexer in Dataflow and (b) (i) **Behavioral Description.** (6)
 - Write program in HDL to design 2 bit up/down counter. (ii) (7)

S



Or

52945

COR APP

- 16. (a) using T flip flop.
 - (b)





Re Re Re Gr

PART C — $(1 \times 15 = 15 \text{ marks})$

Design an asynchronous circuit that has two inputs, X_1 and X_2 and one output Z. The circuit is required to give an output whenever the input sequence (0, 0) (0, 1) and (1, 1) received but only in that order. Design it (15)

\mathbf{Or}


Design a synchronous digital circuit, a Moore machine, which operates this traffic light at two types of road crossing.

Quiet Junction

Red Green Amber Green Red Amber Red

Busy Junction

Red	Green
Red	Amber
Red	Red
Green	Red
Amber	Red
Red	Red



Reg. No. :

Question Paper Code : 80366

B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2016.

Third Semester

Electrical and Electronics Engineering EE 6301 — DIGITAL LOGIC CIRCUITS

(Common to Electronics and Instrumentation Engineering and Instrumentation and Control Engineering)

(Regulations 2013)

Time : Three hours

Answer ALL questions.

PART A — $(10 \times 2 = 20 \text{ marks})$

- 1. Construct OR gate and AND gate using NAND gates.
- 2. Convert the following Excess 3 numbers into decimal numbers.
 - (a) 1011
 - (b) 1001 0011 0111
- 3. Convert the given expression in canonical SOP form Y = AB + A'C + BC'
- 4. Draw the truth table of 2 :1 MUX.
- 5. Differentiate Mealy and Moore model.
- 6. Draw the state diagram of JK flip flop.
- 7. What is static hazard and dynamic hazard?
- 8. Define races in asynchronous sequential circuits.
- 9. Write VHDL behavioral model for D flip flop.
- 10. Write the VHDL code for a logical gate which gives high output only when both the inputs are high.

PART B — $(5 \times 13 = 65 \text{ marks})$

- 11. (a) (i) Explain with an aid of circuit diagram the operation of 2 input CMOS NAND gate and list out its advantages over other logic. families. (10)
 - (ii) Given the two binary numbers X = 1010100 and Y = 1000011, perform the subtraction Y - X by using 2's complements. (3)

Or

- (b) (i) Explain in detail the usage of Hamming codes for error detection and error correction with an example considering the data bits as 0101. (10)
 - (ii) Convert 23.62510 to octal (base 8).

(3)

STUCOR A

Maximum : 100 marks

12. (a) Simplify the logical expression using K-map in SOP and POS form $F(A,B, C, D) = \Sigma m (0, 2, 3, 6, 7) + d(8, 10, 11, 15).$ (13)

\mathbf{Or}

- (b) Design a full subtractor and realise using logic gates. Also, implement the same using half subtractors (13)
- 13. (a) Design a sequence detector that produces an output '1' whenever the non-overlapping sequence 101101 is detected. (13)

Or

- (b) (i) Explain the realization of JK flip flop from T flip flop. (7)
 - (ii) Write short notes on SIPO and draw the output waveforms. (6)
- 14. (a) Design an asynchronous circuit that has two inputs x1 and x2 and one output z. The circuit is required to give an output whenever the input sequence (0,0), (0,1) and (1, 1) received but only in that order (13)

Or

(b) (i) Design a PLA structure using AND and OR logic for the following functions. (10)

 $F1 = \Sigma m(0, 1, 2, 3, 4, 7, 8, 11, 12, 15)$

 $F2 = \Sigma m (2, 3, 6, 7, 8, 9, 12, 13)$

 $F3 = \Sigma m (1, 3, 7, 8, 11, 12, 15)$

 $F4 = \Sigma m (0, 1, 4, 8, 11, 12, 15)$

(ii) Compare PLA and PAL circuits.

15. (a) Explain in detail the concept of structural modeling in VHDL with an example of full adder. (13)

Or

- (b) (i) Write short notes on built- in operators used in VHDL programming. (6)
 - (ii) Write VHDL coding for 4×1 Multiplexer.

PART C — $(1 \times 15 = 15 \text{ marks})$

16. (a) Assume that there is a parking area in a shop whose capacity is 10. No more than 10 cars are allowed inside the parking area and the gate is closed as soon as the capacity is reached. There is a gate sensor to detect the entry of car which is to be synchronized with the clock pulse. Design and implement a suitable counter using JK flip flops. Also, determine the number of flip flops to be used if the capacity is increased to 50. (15)

Or

 $\mathbf{2}$

(b) Design a 4 bit code converter which converts given binary code into a code in which the adjacent number differs by only 1 by the preceding number. Also, develop VHDL coding for the above mentioned code converter. (15)

80366

CORA

(3)

(7)

Question Paper Code : 50473

Reg. No. :

B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2017 Third Semester Electrical and Electronics Engineering EE 6301 – DIGITAL LOGIC CIRCUITS (Common to Electronics and Instrumentation Engineering/Instrumentation and

(Common to Electronics and Instrumentation Engineering) Control Engineering) (Regulations 2013)

Time : Three Hours

Download STUCOR Apr

Maximum: 100 Marks

Answer ALL questions

PART - A

(10×2=20 Marks)

1. Convert (115)₁₀ and (235)₁₀ to hexadecimal numbers.

- 2. What is a gray code and mention its advantages.
- 3. What is a K-map?
- 4. Compare decoder and demultiplexer.
- 5. What do you mean by race around condition in a flip-flop ?
- 6. What is a preset table counter and ripple counter ?
- 7. What happens to the information stored in a memory location after it has been read and write operation ?
- 8. What is Programmable Logic Array ?
- 9. Define modularity.
- 10. What are the languages that are combined together to get VHDL language?

				PART -	В		(5×13=65 M	larks)
11.	a) Ex	plain in detai	l about error	detecting	and error	correcting o	ode.	(13)
10			(OR)					
	1112 51	rite short note) RTL	s on followin ii) DTL		TL and	iv) ECL		(13)
		K-map; obta	in the simpli function Y =	fied expres	ision from 1 canonica	the map.	on a 4-variab xanonical POS	(7)
			(OR) 1010					
shuth	b) De	sign a 4-bit gr	ay code to bin	nary conve	rter and e	tpress using	g logic gates.	(13)
13.		plain the oper ster-slave JK		diagram ai	nd charact	eristics of T	-flip-flop and	(13)
			(OR)					
	b) Ex	plain in detai	l about differ	ent shift r	egisters.			(13)
14.		scuss about th eliminate the		asynchron	nous seque	ential circui	t and the way	s (13)
			(OR)					
	b) I)	Write short n	otes on PLA	and PAL.				(7)
	II)	What is hazar	rds ? Explain	hazards i	n digital c			(6)
15.		rite a VHDL c uctural model		e a full add			modeling and	(13)
			(OR)					
	b) I)	Discuss briefl	y the packag	es in VHD	L			(6)
		Write an VHI						(7)
		Li pangan		PART -	C		(1×15=15 M	larks)
16.	out out	tput Z. Initiall	y, both input a 1. When the	ts are equa e second inj	l to zero. V put also be	Vhen x ₁ or x comes 1, the	$\frac{1}{2}$ and x_2 and or $\frac{1}{2}$ becomes 1, the output change	ne he
			(OR)			(111)		
	b) I)	Design a full a	adder using 4	4 × 1 multi	plexer, als	o write its t	ruth table and	1.01
	100	draw the logic	al diagram.					(8)
	II)	Describe level	l triggering a	ind edge tr	iggering.			(7)

Reg. No. :



Question Paper Code : 20447

Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2018.

Third Semester

Electrical and Electronics Engineering

EE 6301 - DIGITAL LOGIC CIRCUITS

(Common to: Electronics and Instrumentation Engineering/ Instrumentation and Control Engineering)

(Regulations 2013)

(Also Common to: PTEE 6301 — Digital Logic Circuits for B.E. (Part-Time) – Third Semester – Electrical and Electronics Engineering – Regulations 2014)

Time : Three hours

Maximum : 100 marks

UCOR

Answer ALL questions.

PART A — $(10 \times 2 = 20 \text{ marks})$

- 1. Convert (115)₁₀ and (235)₁₀ to hexadecimal numbers.
- 2. Write about a gray code and mention it's advantages.
- 3. Define K-map.
- 4. Compare decoder and Demultiplexer.
- 5. Mention about race around condition in a flip-flop.
- 6. What is a presettable counter and ripple counter?
- 7. What happens to the information stored in a memory location after it has been read and write operation?
- 8. What is Programmable Logic Array?

9. Define modularity.

10. List the languages that are combined together to get VHDL language.

PART B - (5 × 13 = 65 marks)

11. (a) Explain in detail about error detecting and error correcting code. (13)

Or

- (b) Write short notes on following :
 - (i) RTL,
 - (ii) DTL,
 - (iii) TTL and
 - (iv) ECL.

(13)

12. (a)

(i) Plot the logical expression $ABCD + A\overline{B}\overline{C}\overline{D} + A\overline{B}C + AB$ on a 4-variable K-map; obtain the simplified expression from the map.(7)

(ii) Express the function $Y = A + \overline{B}C$ in canonical SOP and canonical POS form. (6)

Or

(b) Design a 4-bit gray code to binary converter and express using logic gates. (13)

13. (a) Explain the operation, state diagram and characteristics of T flip-flop and master-slave JK flip-flop. (13)

Or

(b) Explain in detail about different shift registers. (13)

14. (a) Discuss about the hazards in asynchronous sequential circuit and the ways to eliminate them. (13)

Or

- (b) Design an asynchronous circuit that will operate only for the first pulse received whenever a control input is asserted from LOW to HIGH state. Further pulses will be ignored.
 (13)
- 15. (a) Implement a full adder circuit using PLA having three inputs, eight product terms, and two outputs. (13)

Or

(b) Briefly explain the operations involved using RAM and compare Static RAM and Dynamic RAM. (13)

PART C —
$$(1 \times 15 = 15 \text{ marks})$$

16. (a) Design a logic circuit that has three inputs, A, B, C and whose output will be HIGH only when a majority of the inputs are HIGH. (15)

Or

 $\mathbf{2}$

(b) Apply K-map and simplify the following. $y = \overline{C} (\overline{ABD} + D) + A\overline{B}C + \overline{D}$

20447

UCO

(15)

Question Paper

B.E. B. Tech. DEGREE EXAMINATIO Third Se 3110 Electrical and Elect EE 6301 – DIGITAL (Common to Electronics and Instrument Control En (Regulation (Also common to PTEE 6301 - Digital Lo Semester - Electrical and Electroni

Time : Three Hours

Answer AL

1.	Reduce $a(b+bc')+ab'$.
2.	Convert 143 ₁₀ into its binary and binary
3.	Convert the given expression in canonic
	$\mathbf{Y} = \mathbf{A}\mathbf{C} + \mathbf{A}\mathbf{B} + \mathbf{B}\mathbf{C}.$
4.	Simplify the expression $Z = AB + A\overline{B} \left(\overline{\overline{A}}\right)$
5.	Give the characteristic equation and ch
6.	State any two differences between Moor
7.	What happens to the information store read and write operation ?



	22/11/19/2A
· .	· · · · · · · · ·
Paper Code : 9	1480
MINATIONS, NOVEMBE	CR/DECEMBER 2019
Third Semester and Electronics Engineer	ina
DIGITAL LOGIC CIRCU	
strumentation Engineerin	
ontrol Engineering)	
(Regulations 2013)	D. D. (Dearth (Times) Thind
Digital Logic Circuits for Electronics Engineering -	
	Maximum ; 100 Marks
(a) A set a set a provide provide set as a set of the set of th	
nswer ALL questions	
PARTA	(10×2=20 Marks)
and binary coded decimal e	equivalent.
in canonical SOP form	
$AB + A\overline{B} \left(\overline{\overline{A}},\overline{\overline{C}}\right).$	•
ion and characteristic table	e of SR flip-flop.
tween Moore and Mealy sta	te machines.
ation stored in a memory lo	cation after it has been
	а ° 🔍 [°] .

9148	-2-				-3-
8.	What is Programmable Logic Array ?			b) i) Implement t	ne following function using
9.	Write VHDL behavioral model for D flip-flop.	e e e cara e cara e construir e constru E construir e c		$F(x, y, z) = \Sigma$ ii) For the given	m(1, 2, 4, 6) Boolean function, obtain
	Write the VHDL code for a logical gate which giv the inputs are high.	ves high output only wl	hen both	F(A, B, C, D)	$= \Sigma m(1, 3, 6, 7, 13, 15).$
	PART – B	(5×1)	3=65 Marks)	15. a) Write a VHDL o structural mode	code to realize a full adder ling.
	I MILI – D	(8~10	-00 Marks)		(OR)
11.	a) i) Convert 1010111011101_2 into its oc	tal, decimal and hexa		b) i) Discuss brief	ly the packages in VHDL.
÷	equivalent. ii) Deduce the odd parity hamming code for t	he data : 1010.	(6)	ii) Write an VH	DL coding for realization of
	Introduce an error in the LSB of the ham	ning code and deduce i	<pre></pre>		PART – C
	to detect the error. (OR)	generalise de la serie Maria en la serie de	алаана (7) Азаалаана ка		circuit with D flip-flops A ing next state and output
· .	b) i) With circuit schematic explain the operation	ion of a two input TTL		A(t+1) = AX	X + BX,
130	gate.		(6)	$\mathbf{B}(\mathbf{t}+1) = \overline{\mathbf{A}}\mathbf{L}$	K
	 ii) With circuit schematic and explain the op ECL gate. 	eration and characteri	stics of a (7)	$Y = (A + B)\overline{X}$	
12.	a) Simplify the logical expression using K-map $F(A, B, C, D) = \Sigma m (0, 2, 3, 6, 7) + d(8, 10, 11, 1)$		(13)		ric diagram, derive state ta p-flop using JK flip-flop. (OR)
	(OR)			, , ,	Adder using 4×1 multiple
	b) Design a full subtractor and realise using lo	ogic gates. Also, imple		draw the log	ical diagram.
	same using half subtractors.		(13)	ii) Describe lev	el triggering and edge trig
13.	a) i) Explain the operation of a master slave J.	K flip-flop.	(7)		
•••	ii) Design a 3-bit bidirectional shift register.		(6)	e de la construcción de la constru La construcción de la construcción d	
· .	(OR)				· · ·
	b) i) Design a MOD-5 synchronous counter usi	ng JK flip-flops.	(7)		
÷	ii) Design a sequence detector to detect the s	sequence 101 using JK			

14. a) Design an asynchronous sequential circuit that has two inputs X_3 and X_1 and one output Z. When $X_1 = 0$, the output Z is 0. The first change in X_2 that occurs while X_1 is 1 will cause output Z to be 1. The output Z will remain 1 until X, returns to 0.

(OR)



91480 g PLA : (7) the hazard-free circuit. (6) er using behavioural modeling and (13) (6) of clocked SR flip-flop. (7) (1×15=15 Marks) and B, input X and Y is specified equations, able and state diagram. (12) (3) lexer, also write its truth table and (10) (5) gering.

Reg. No. :

Question Paper Code : X 10390

B.E./B.Tech. DEGREE EXAMINATIONS, NOVEMBER/DECEMBER 2020 Third Semester Electrical and Electronics Engineering EE 8351 – DIGITAL LOGIC CIRCUITS (Common to Electronics and Instrumentation Engineering/Instrumentation and Control Engineering) (Regulations 2017)

Time : Three Hours

Maximum : 100 Marks

Answer ALL questions

PART – A

 $(10 \times 2 = 20 \text{ Marks})$

- 1. A 16-bit data word given by 1001100001110110 is to be transmitted by using a fourfold repetition code. If the data word is broken into four blocks of four bits each, then write the transmitted bitstream.
- 2. Draw the circuit diagram of standard TTL NAND gate.
- 3. Write minterm and maxterm Boolean functions expressed by $f(A, B, C) = \Pi(0, 3, 7)$.
- 4. Write the truth table of a full subtractor.
- 5. Compare level triggered flip flops and edge triggered flip flops.
- 6. Draw the timing diagram of four bit binary ripple counter each flip flop outputs.
- 7. When dynamic hazard occurs in digital circuits ?
- 8. Determine the size of the PROM required for implementing a dual 8 to 1 multiplexer with common selection inputs logic circuits.
- 9. Explain in words and write HDL statements for the operations specified by the following register transfer notation : If $(S_1 = 1)$ then $(R_0 \leftarrow R_1)$ else if $(S_2 = 1)$ then $(R_0 \leftarrow R_2)$.
- 10. What is the use of repeat statement in Verilog HDL?

X 10390

PART - B(5×13 = 65 Marks)

11.	a)	i)	Find the decimal equivalent of the following binary numbers expressed in the 2's complement format, 00001110; 10001110.	(3)
		ii)	Explain in detail about cyclic redundancy check code for digital code transmission and reception.	(5)
		iii)	Explain in detail about Ex-NOR gate and draw the CMOS logic diagram of it.	(5)
			(OR)	
	b)	i)	Why is ECL called nonsaturating logic ? What is the main advantage accruing from this ? With the help of a relevant circuit schematic, briefly describe the operation of ECL OR/NOR logic.	(6)
		ii)	With neat internal schematic diagram explain BiCMOS logic two input NAND gate.	(7)
12.	a)	i)	Apply suitable Boolean laws and theorems to modify the expression for a two-input EX-OR gate in such a way as to implement a two-input EX-OR gate by using the minimum number of two-input NAND gates only.	(6)
		ii)	Write a simplified maxterm Boolean expression for $\Pi(0, 4, 5, 6, 7, 10, 14)$ using the Karnaugh mapping method.	(7)
			(OR)	
	b)	i)	Find the minterms of the following Boolean expression by first plotting the function in a map : $F=C'D+ABC'+ABD'+A'B'D$.	(5)
		ii)	Design a 4 bit gray to binary code converter.	(8)
13.	a)	i)	Explain in detail about master slave D flip flop with neat diagram.	(5)
		ii)	A four-bit ring counter and a four-bit Johnson counter are in turn clocked by a 10 MHz clock signal. Determine the frequency and duty cycle of the output flip-flop in the two cases.	(8)
			(OR)	(0)
	b)	i)	With the help of a schematic arrangement, explain how a J-K flip-flop can	
	0)	1)	be used as a T flip-flop.	(6)
		ii)	Three four-bit BCD decade counters are connected in cascade. The MSB output of the first counter is fed to the clock input of the second counter, and the MSB output of the second counter is fed to the clock input of the third counter. If the counters are negatively edge triggered and the input clock frequency is 256 kHz, what is the frequency of the waveform available at the MSB of the third counter ?	(7)

(7)

X 10390

- 14. a) i) Design a binary ripple counter that counts 000 and 111 and skips the remaining six states, that is 001, 010, 011, 100, 101 and 110. Use presentable, clearable negative edge-triggered J-K flip-flops with active LOW PRESET and CLEAR inputs. Also, draw the timing waveforms and determine the frequency of different flip-flop outputs for a given clock frequency, f. (8)
 - ii) You have two two-bit binary numbers A₁A₀ and B₁B₀. Design a PLA device to implement a magnitude comparator to produce outputs for A₁A₀ being 'equal to', 'not equal to', 'less than' and 'greater than' B_1B_0 . (5)

(OR)

- b) i) What are complex programmable logic devices (CPLDs)? Briefly outline salient features of these devices and application areas where these devices fit the best. (7) ii) Show that a BCD ripple counter can be constructed using a four-bit binary ripple counter with asynchronous clear and a NAND gate that detects the occurrence of count 1010. (6) 15. a) i) What is a hardware description language? What are the requirements of a good HDL? Briefly describe the salient features of VHDL and Verilog. (8)
 - ii) Write the VHDL code for four bit adder circuit. (5)

(OR)

- b) i) Explain in detail about ASMD chart for digital system design. (5)
 - ii) Explain in detail about ASM block with an example. (8)

- i) Design a synchronous counter that counts as 000, 010, 101, 110, 000, 010, 16. a) Ensure that the unused states of 001, 011, 100 and 111 go to 000 on the next clock pulse. Use J-K flip-flops. What will the counter hardware look like if the unused states are to be considered as 'don't care's? (10)
 - ii) Implement a full adder circuit using a 3-to-8 line decoder.

(OR)

- b) i) What is a clocked J-K flip-flop? What improvement does it have over a clocked R-S flip-flop? (5)
 - ii) Implement the three-variable Boolean function $F(A,B,C) = \overline{A}.C + A.\overline{B}.C + A.B.\overline{C}$ using a 4-to-1 multiplexer. (5)
 - iii) It is required to transmit letter 'A' expressed in the seven-bit ASCII code with the help of the Hamming (11, 7) code. Given that the seven-bit ASCII notation for 'A' is 1000001 and that the data word gets corrupted to 1010001 in the transmission channel, show how the Hamming code can be used to identify the error. Use even parity. (5)

(5)