# UNIT - 4

# ASYNCHRONOUS SEQUENTIAL CIRCUITS AND PROGRAMMABILITY LOGIC DEVICES

# 4.1 ASYNCHRONOUS SEQUENTIAL LOGIC CIRCUITS

In synchronous sequential circuits, the change of state occurs in response to the synchronized clock signal. But in asynchronous sequential circuits the change of state occurs when there is a change in input variable.

The memory elements of synchronous sequential circuits are clocked flipflops. The memory elements of asynchronous sequential circuits are either unclocked flip-flops or time delay elements. The asynchronous sequential circuit consists of a combinational circuit and delay elements connected to form feedback loops. There are 'n' input variables, 'm' output variables, 'k' present states and 'k' next states.




Figure 4.1 Asynchronous sequential circuit

The present states are called secondary variables. The next states are cal excitation variables. When an input variable 'x' changes, the secondary variable do not change instantaneously. It takes a certain amount of time because the sign has to propagate through the combinational circuit and delay elements. Hence time between two input changes is kept longer so that the circuit reaches a state.

After reaching a steady state condition both secondary variables (y) excitation variable (Y) are same. This is known to be a stable state. So asynchronous sequential circuits, because of unequal delays in the wires combinational circuits, it is impossible to have two or more input variable change exactly the same instant of time. Therefore simultaneous changes of two or m input variables are usually avoided. Only one input variable is allowed to change time.

Based on the input signals, the asynchronous sequential circuit is classified into,

- a. Fundamental mode sequential circuit.
- b. Pulse mode sequential circuit.

Assumptions that must be made for the fundamental mode circuit are,

- The input variable changes only when the circuit is stable.
- 2. Only one input variable can change at a given time.
- Inputs are levels and not pulses.

Assumptions that must be made for the pulse mode circuit are,

- The input variables are pulses instead of levels.
- 2. The width of the pulses is long enough for the circuit to respond to the input
- The pulse width must not be so long that it is still present after the new s is reached.

### 4.2 ANALYSIS OF ASYNCHRONOUS SEQUENTIAL LOGIC CIRCUITS.

### 4.2.1 Analysis of Fundamental mode sequential circuits

The behavior of an asynchronous sequential circuit can be found out from inputs, outputs and its states. The steps to analyze the asynchronous sequen circuit are,

step 1: Determine the next state equations and output equations. If there are any flipflops, use the respective characteristic equation to find the next state

Step 2: Plot the truth table.

The truth table should contain,

- Present state
- b. Input
- c. Next state
- d. Output

Step 3: From the truth table, plot the transition table.

Step 4: Assign states for the binary values and plot the state table.

Step 5: Plot the output map.

Step 6: Plot the state diagram.

Consider the example shown in figure 4.2.




Figure 4.2

Step 1; Determine the next state equations and output equations.

Here the input is x, Present states are y<sub>1</sub> and y<sub>2</sub>, Next states are Y<sub>1</sub> and Y<sub>2</sub> and Output is Z

Next state equations:

$$Y_1 = y_1x + \overline{x}y_2$$

$$Y_2 = \overline{x}y_2 + x\overline{y}_1$$

$$Z = Y_1 \text{ or } Z = y_1x + \overline{x}y_2$$

Output equation:

Step 2: Plot the truth table.

The truth table should contain, Present states  $(y_1,y_2)$ , input (x), next states  $(Y_1,Y_2)$  and output (Z). Here the number of inputs is less than the number of present states. So write the input term first in the truth table which as shown in table 4.1.

First write the possible binary combination for present states and inputs. Then by substituting the value of x,  $y_2$  and  $y_1$  in the next state and output equations, find next states  $Y_2$ ,  $Y_1$  and output Z. For the given input, if the next state  $Y_2Y_1$  is same as that of  $y_2y_1$  then the state is said to be stable.

Input Present		tstates	Next states (		es Output Sta	
x	У2	, y <sub>1</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Z	
0	0	. 0	0	0	0	Stable
0	0	1	0	0	0	Unstable
0 .	1	0	1	1	1	Unstable
.0	1	1	1	1	1	Stable
1	. 0 .	0	1	0	. 0	Unstable
1	0	1	0	1.	1	Stable
1.	1	0	1	0	0	Stable
1	1	1	0	1	1	Unstable

Table 4.1 Truth table

Step 3: Plot the transition table




Figure 4.3 Transition table

The rows of transition table represent input 'x' and columns of transition table represent present state  $y_2y_1$ . The number written in the table represents next state  $Y_2Y_1$ . The circle around  $Y_2Y_1$  indicate that the state is stable (present state and next state are same).

Step 4: Assign states for the binary values and plot the state table

Here present states and next states are 00, 01, 10 and 11. So assign a=00, b=01, c=10 and d=11. The state table can be drawn as shown in Figure 4.4.

		Present	state	
input x	a	b	d	c
0	(3)	a	(d)	d
1	С	(P)	ь	0

Figure 4.4 State table

Step 5: Plot the output map

1	a .	b	d	c f
0	0		1	÷
1		1		0

Figure 4.5 Output map

The output is mapped for all stable states which are indicated by circles as shown in figure 4.5. For unstable state, the output is mapped unspecified. By using the state table and output map, draw the next state transition for input x=0 and x=1 as shown in figure 4.6. Similarly mark the output Z from the output map for each stable state.




Figure 4.6 State diagram

### 4.2.2 Analysis of Pulse mode sequential circuits




Figure 4.7

The analysis of pulse mode sequential circuit is same as that of fundamental mode sequential circuit. Consider the circuit shown in figure 4.7.

Step 1: Determine the next state equations and output equations.

Here the input is 'x', Present states are  $y_1$  and  $y_2$ , Next states are  $Y_1$  and  $Y_2$  and the Output is Z.

Next state equations:

$$Y_1 = D_1$$
 (Characteristic equation of D flip-flop)  
 $Y_2 = D_2$   
 $D_1 = y_2 \overline{x} + y_1 y_2$  and  $D_2 = x \overline{y}_1 + y_2$   
 $Y_1 = y_2 \overline{x} + y_1 y_2$ 

$$Y_2 = x\overline{y}_1 + y_2$$

Output equation:

Here

Therefore,

$$Z = x\bar{y}_1$$

Step 2: Plot the truth table.

The truth table should contain, Present states  $(y_1, y_2)$ , input(x), Next states  $(Y_1, Y_2)$  and output (Z). Here the number of inputs is less than the number of present states. So write the input term first in the truth table as shown in table 4.2.

First write the possible binary combination for present state and inputs. Then by substituting the value of x,  $y_2$  and  $y_1$ , find the next states  $Y_2$ ,  $Y_1$  and output Z. For the given input, if the next state  $Y_2Y_1$  is same as that of present state  $y_2y_1$ , then the state is said to be stable.

Input Preser		t states	Next	Next states Out		·States
x	y <sub>2</sub>	y <sub>1</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Z	- 1
0	.0	0	0	0	0 .	Stable
0 -	0	1	0	0	0	Unstable
0	1	0	1	- 1	0 -	Unstable
0	1,	1	1 .	1	0	Stable
1	0	0	1	0	1	Unstable
1 -	0	. 1	0 .	0	0	Unstable
1	1	0	1 .	0	1	Stable
1	1	1	1	1	0	Stable

Table 4.2 Truth table

Step 3: Plot the transition table




Figure 4.8 Transition table

The rows of transition table shown in figure 4.8 represent input 'x' and columns of transition table represent present state  $y_2y_1$ . The number written in the transition table represent next state  $Y_2Y_1$ . The circle around  $Y_2Y_1$  indicate that the state is stable.

### Step 4: Assign states for the binary values and plot the state table

Here present states and next states are 00, 01, 10 and 11.So assign a=00, b=01, c=10 and d=11. The state table can be drawn as shown in figure 4.9.




Figure 4.9 State table

Step 5: Plot the output map

1	a	b	d	c
0	0		0	
1	1.0		0	1

Figure 4.10 Output map

The output is mapped for all stable states which are indicated by circles as shown in figure 4.10. For the unstable states, the output is mapped unspecified.

### Step 6: Plot the state diagram

By using the state table and output map, draw the next state transition for input x=0 and x=1 as shown in figure 4.11. Similarly mark the output Z from the output map for each stable state.




Figure 4.11 State diagram

Example 4.1: An asynchronous sequential circuit has two internal states and one output. The excitation and output function describing the circuit are as follows.

$$Y_1 = x_1x_2 + x_1y_2 + x_2y_1$$

$$Y_2 = x_2 + x_1y_1y_2 + x_1y_1$$

$$Z = x_2 + y_1$$

Solution:

Step 1: Since the equations are directly given proceed to step 2.

Step 2: Plot the truth table

Here  $y_2$  and  $y_1$  are present states,  $Y_2$  and  $Y_1$  are next states,  $x_2$  and  $x_1$  are inputs and Z is the output. Here the number of inputs is equal to number of present states, so we can write either inputs or present state first in the truth table as shown in table 4.3.

First write the possible binary combination for present states and inputs. Then substituting the value of  $x_2$ ,  $x_1$ ,  $y_2$ ,  $y_1$  and Z in the next state and output functions, find the next states  $Y_2$ ,  $Y_1$  and output Z. For the given input, if the next states  $Y_2$ ,  $Y_1$  is same as that of present states  $Y_2$ , then the state is said to be stable.

In	put	Preser	ıt state	Next	state	Output	States
x <sub>2</sub>	X1	y <sub>2</sub>	y <sub>1</sub>	Y <sub>2</sub>	Y <sub>1</sub> .	Z	
0	0	0	0	0	0	0	Stable
0	0	0	1	0	0	1	Unstable
0	0	1	0	0	0	0	Unstable
0	0	1	1 -	0	0	1	Unstable
0	1	0	0	0	0.	. 0	Stable
0	1	0.	1	1	0	1	Unstable
0	1	1	0.	0	1	0	Unstable
0	1	. 1	1	1	1 .	- 1	Stable
1	0	0-	0	9	0	1	Unstable
1	0	0	1 .	1	1	1	Unstable
1	0	1	0	1	. 0	1	Stable
1	0	1	1	1 :	1	1	Stable
1	1	0 .	- 0	. 1	1,	1	Unstable
1	1	0 -	•1	1	1	1	Unstable
1	. 1	1	. 0	1	1	1	Unstable
1	1	1	1	1	1	1	Stable

Table 4. 3 Truth table

Step 3: Plot the transition table.




Figure 4.12 Transition table

Here the rows of transition table represent inputs x2x1 and columns of transition table represent present states y2y1. The number written in the table represent next state Y<sub>2</sub>Y<sub>1</sub>. The circle around Y<sub>2</sub>Y<sub>1</sub> indicates that the state is stable

Step 4: Assign states for the binary values and plot the state table

Here present states and next states are 00, 01, 10 and 11. So assign a=00, b=01, c=10 and d=11. The state table can be drawn as shown in figure 4.13.

	Present	state		
a	b	d	c	
a	a	a	a -	→ Unstable states
(a)	С	(d)	b .	
ď	d	(d)	d .	
· c	d	(1)	<u></u>	➤ Stable states
	(a) (d)	a b a c d d	a a a a c d d d d	a b d c a a a a - a c d b d d d


Figure 4.13 State table

Step 5: Plot the output map

\		1.0	Present	state	
input x	2×1	а	ь	d	e
	00	0		-	•
	01	0-		1	
	11			1	
	10			1	1

Figure 4.14 Output map

The output is mapped for all stable states which are indicated by circles as shown in figure 4.14. For unstable states, the output is mapped unspecified.






Figure 4.15 State Diagram

By using the state table, draw the next state transition for input  $x_2x_1 = 00$ ,  $x_2x_1 = 01$ ,  $x_2x_1 = 10$  and  $x_2x_1 = 11$  as shown in figure 4.15. Similarly mark the output Z from the output map for each stable state.

Example 4.2: An asynchronous sequential circuit is described by the following excitation and output function.

$$Y = X_1X_2 + (X_1 + X_2)Y$$
  
 $Z=Y$ 

- (i) Draw the logic diagram.
- (ii) Derive the transition table and output map.
- (iii) Describe the behavior of the circuit

#### Solution:

Here Y is found on both sides of the equations.

Let the next state be  $Y^+ = X_1X_2 + (X_1 + X_2)Y$ 

Output  $Z = Y^+$ 

Here Y is the present state, Y<sup>+</sup> is the next state, Z is the output and X<sub>1</sub> and X<sub>2</sub> are the inputs.

# Logic diagram




Figure 4.16

Present state	In	put	Next state	Output	State
Y	X <sub>2</sub>	X <sub>1</sub>	Y <sup>+</sup>	Z	State
0	0	0	0	0	Stable
0	0	1	. 0 .	0	Stable
, 0	1	0	0	0	Stable
0	1	1	1 ,	1	Unstable
1	0	0	0 .	0	Unstable
1	0	1	i	1.	Stable
1	1	0,	1	1	Stable
1	1	1	1	1	Stable

Table 4.4 Truth table

The truth table should contain the present state (Y), inputs (X<sub>1</sub>, X<sub>2</sub>), next state (Y') and output 'Z'. Here the number of present states is less than the number of inputs, so write the present state first in the truth table as shown in table 4.4.

First write the possible binary combination for present states and inputs. Then by substituting the value of Y,  $X_1$  and  $X_2$  in the next state and output equation, find and Z. For the given input, if the next state  $Y_2Y_1$  is same as that of present states  $Y_2Y_1$ , then the state is said to be stable.

### ii. Transition table and output map




Figure 4.17 Transition table

The rows of transition table represents the present state 'Y' and columns of transition table represents the inputs 'X<sub>2</sub>X<sub>1</sub>'. The number written in the table represents next state Y<sup>+</sup>. The circle around Y<sup>+</sup> indicate that the state is stable which is shown in figure 4.17. Then assign states for the binary values and plot the state table. Here present states and next states are 0 and 1. So assign a=0 and b=1. The state table can be drawn as shown in figure 4.18.




Figure 4.18 State table.

The output is mapped for all stable states which is indicated by circles. For unstable states, the output is mapped unspecified.




Figure 4.19 Output map

plot the state diagram by using the state table and output map as shown in figure 4.20.




Figure 4.20 State diagram

### ii. Behavior of the circuit

The given circuit gives the carry output of the full adder circuit.

### 4.3 REDUCTION OF STATE AND FLOW TABLES

Present state	Next state, Output Z						
	xy = 00	xy = 01	xy = 11	xy = 10			
a	(a), 0	b,-	-,-	с,-			
ь	a,-	(b), 0	d,-	-,-			
c	a,-	-3-	е,-	©, 0			
. d	7.7	f,-	d, 1	c,-			
e	-,-	f,-	(e), 0	c,-			
f	a,-	(f), 1	d,-	-,-			

Table 4.5 Primitive flow table.

Consider a primitive flow table shown in table 4.5

The number of states in the primitive flow table can be reduced by using state reduction technique. This is similar to state reduction in synchronous sequential circuits. State reduction is nothing but reducing the equivalent states to a single state. Two states are said to be equivalent if the two states produces the same next state and same output for each input. Here a, b, c, d, e, and f are present states.

Two rows of primitive flow table can be merged into a single row, if there is no output conflict and no state conflicts in any column.

A stable state and unstable state can be merged to a stable state. The specified output is filled when specified output is merged with unspecified output.

In the primitive flow table shown in table 4.6 states a and b have same next states and outputs so this states can be merged as shown below.

	Present state	Next state, Output Z				
		xy = 00	xy = 01	xy = 11	xy = 10	
	a	a), 0	b,-	-,-	с,-	
	ь	a,-	(b), 0	d,-	-,-	
Reduced	· •	<b>+</b>	•	+	+	
state	So	(a), 0	(b), 0	· d,-	c	

Table 4.6

Here states a and b are reduced to a single state So.

$$(a,b) \rightarrow S_0$$

Here the next state of 'a' when xy = 00 is 'a' and it is stable but the next state of 'b' when xy = 00 is 'a' and it is unstable. So the reduced state is 'a' and it is

The next state of 'a' when xy = 11 is unspecified, but the next state of 'b' when xy = 11 is 'd' and it is unstable. So the reduced state is 'd' and it is unstable.

The output of state 'a' when xy=00 is 0 and the output of state 'b' when xy=00 is unspecified. So the reduced output is 0.

The output of state 'a' and 'b' when xy=11 is unspecified so the reduced output is also unspecified.

			Next state, Output Z						
1		xy = 00	xy = 01.	xy = 11	xy = 10				
	с	· a ,-	.,	e,-	(0), 0				
	e	-,-	f ,÷	(e), 0	c,-				

Table 4.7

In the primitive flow table state 'c' and 'e' have same next states and outputs. So these states can be merged to S1.

$$(c, e) \rightarrow S_1$$

Also the states 'd' and 'f' have same next states and outputs. So 'd' and 'f' can be merged to S2

$$(d, f) \rightarrow S_2$$

	Present state		Next s	tate, Output	
	Trosent surv	xy = 00	xy = 01	xy = 11	xy = 10
	d	- ;-	f,-	(d), 1	с,-
	f	a,-	f),1	, d , -	1
ducéd r			(f), 1	(d), 1	с,-

Table 4.8

Present state	1 5.0	Next st	tate, Output Z	
	xy = 00	xy = 01	xy = 11	xy = 10
S <sub>0</sub>	a), 0	(b), 0	d , -	с,-
Si	a ,-	f ,-	0,0	©, 0
S2	a ,-	(f), 1	(d), 1	c ,-

Table 4.9 Reduced flow table

Two states can be reduced to a single state as given in table 4.10.

Equivalent state	Reduced state
Stable state and unstable state	Stable state
Stable state and stable state	Stable state
Stable state and unspecified state	Stable state
Unstable state and unstable state	Unstable state
Unstable state and unspecified state	Unstable state
Specified output and unspecified output	Specified output
Specified output and specified output	Specified output
Unspecified output and unspecified output	Unspecified output

Table 4.10

### 4.4 RACE FREE STATE ASSIGNMENT

To avoid critical races, it is necessary that present state and next state should be given adjacent assignments. If the present state and next state are said to be adjacent, if the binary value differ in only one bit. For example 010 and 011 are adjacent because they differ only in the third bit. The binary values 010 and 111 are not adjacent because the first and third bit differs. Consider the reduced state table shown in table 4.11.

Present state		Next sta	ite, output Z	
	xy = 00	xy = 01	xy = 11	xy = 10
So	$(S_0)$ , 0	(S <sub>0</sub> ), 0	S <sub>2</sub> ,-	S <sub>1</sub> ,-
. S <sub>1</sub>	S <sub>0</sub> ,-	S <sub>2</sub> ,-	(S <sub>1</sub> ), 0	(S <sub>1</sub> ), 0
S <sub>2</sub>	S <sub>0</sub> ,-	$(S_2)$ , 1	(S <sub>2</sub> ), 1	S <sub>1</sub> ,-

Table 4.11

Now if we assign  $S_0 = 00$ ,  $S_1 = 01$  and  $S_2 = 10$ 

Present state	Next state A+B+, Output Z				
	xy = 00	xy = 01	xy = 11	xy = 10	
S <sub>0</sub> (00)	00,0	00,0	10,-	01,-	
S <sub>1</sub> (01)	00,-	10,-	01,0	01,0	
S <sub>2</sub> (10)	00,-	10 , 1	10,1	01,-	

Table 4.12 State assignment without race free

Here if the present state is AB=01 and input is xy=01, the next state is  $^{A^+B^+}$  = 10. Also if the present state is AB=10 and input is 10, the next state  $^{A^+B^+}$  = 01. In both cases present state and next state are not adjacent. A race-free assignment can be obtained if we add an extra row to the flow table. The first three represent the same conditions as the original three- row table. The fourth row is assigned with 11. Now the transition of 01 to 10 for input xy=01 must go through 11. Also the transition of 10 to 01 for input xy=10 must go through 11.

Present	1	Next state /	A+B+, outp	ut
state ·	xy = 00	xy = 01	xy = 11	xy = 10
S <sub>0</sub> (00)	00,0	00,0	10,-	01,-
S <sub>1</sub> (01)	00,-	11,-	01,0	01,0
S <sub>2</sub> (10)	00,-	10,1	10,1	11,-
S <sub>3</sub> (11)	-,-	10,-	-,-	01, -

Table 4.13 Race Free State assignment

Since the present states and next states differ by single bit, the circuit for this flow table will be free from races.

#### 4.5 INCOMPLETELY SPECIFIED STATE MACHINES

Sequential circuits in which some of the states are left unspecified are called Incompletely specified state machines. In sequential circuits, not all combinations of states and inputs are possible. For example, consider the state table shown in table 4.14. Here the state 'b' will never receive a '0' input and hence the next state and outputs are left unspecified by a dash (-). In some situation, the state transitions are completely defined but for some combinations of states and inputs, the output values may be left unspecified.

Present state	Next state	, Output
* I I I I	X = 0	X = 1
a	d,1	b,0
ь	,-	c,0
c	a, 1	·b,-
d	a, 0	d,1

Table 4.14 State table

In the state table shown in table 4.14, the next state of 'c' is specified as 'b' for the input '1' but the output is unspecified as dash. When a state transition is unspecified, the future behavior of the sequential machine may become unpredictable.

# 4.6 DESIGN OF ASYNCHRONOUS SEQUENTIAL CIRCUITS

The procedure for designing asynchronous sequential circuit is given below.


- 1. From the given description, draw the state diagram.
- 2. Construct a primitive flow table from the state diagram.
- Reduce the primitive flow table by eliminating the redundant states by using state reduction.
- 4. Assign binary values to states based on race free state assignment.
- 5. Find output table by using a flip-flop excitation table.
- 6. Find the flip-flop input equations and output equations using K-map.
- 7. Draw the logic diagram.

Example 4.3: Design an asynchronous sequential circuit with two inputs X and Y with one output Z. Whenever Y is 1, input X is transferred to Z. When Y is 0, the output does not change for any change in X. Use D flip-flop.

Solution: It is given that X and Y are inputs and Z is the output.

If Y=0, there will be no change in output

Step 1: Draw the state diagram.



The state diagram for the given problem can be easily drawn using the diagram shown in figure 4.21(a). Initially assume XY=00 and Z=0. The input XY=00 can change to XY=01 or XY=10. Given that if Y=1, Z=X. If Y=0, the output does not change.

Therefore XY=01 has the output Z=0 and XY=10 has the output Z=0. Assign 01/0 as 'b', 10/0 as 'c'. Highlight a, b and c because a, b and c are new states. The input XY=01 can change to XY=11 or XY=00. The output when XY=11 is 1 and XY=00 is 0. Assign 11/1 as 'd' and highlight it because it is a new state.

Assign 00/0 as 'a' because we have already assigned 00/0 as 'a'. No need to highlight it because it is not a new state. The input XY=10 can change to XY=11 or XY=00. The output when XY=11 is 1 and XY=00 is 0. Assign 11/1 as'd' and 00/0 as 'a'. No need to highlight 'a' and 'd' because 'a' and 'd' are not a new states. Proceed this process for all new states.

Now the state diagram can be easily drawn using figure 4.21(a). The different states are a, b, c, d, e and f.




Figure 4.21 (b) State diagram

Step 2: Construct the primitive flow table

Present state	Next state, Output Z				
		XY=01		XY=10	
a	a, 0	b,-	-,-	c,-	
Ъ	a,-	(b), 0	d,-	-,-	
С	a,-	-,-	' d,-	(0,0	
d	-,-	b,-	(d), 1	e,-	
e	f,-	-,-	d,-	@1	
f	① i	b,-	-,-	'e,-	

Table 4.15 Primitive flow table

Here the circle represents that the state is stable.

Step 3: Reduce the primitive flow table

The primitive flow table can be minimized by merging the states a, b, c to a single state 'S<sub>0</sub>' because the next state and the output for the states a, b, c are same.

$$(a, b, c) \rightarrow S_0$$

Also we can merge the states d, e, f to a single state 'S<sub>1</sub>' because the next state and the output for the states d, e, f are same.

$$(d, e, f) \rightarrow S_1$$

Present state		Next state	, Output Z	9
*	XY=00	XY=01	XY=11	XY=10
S <sub>0</sub>	§₀, 0	S <sub>0</sub> , 0	S1,-	.(S <sub>0</sub> ), 0
Sı	(S), 1	So,-	(S), 1	<b>(S)</b> , 1

Table 4.16 Reduced primitive flow table

Step 4: Assign binary values to states based on race free state assignment.

Here, there are two states  $S_0$  and  $S_1$ . So assign  $S_0$ =0,  $S_1$ =1 also, let the present state be A and the Next state be A<sup>+</sup>. Let the output be Z. Since the present states and hext states differ by single bit, the circuit for this flow table will be free from races.

	N.	ext state A	+, Output	t Z
Present state	777-00	xy=01	XY=11	XY=10
A	XY=00	0.0	1,-	0,0
0	0,0	0 -	1,1	1,1
. 1	1,1	0,		

Table 4.17 State assignment

Step 5: Find the output table.

By using the excitation table of D flip-flop shown in table 4.18, draw the output table.

A	A+	$\mathbf{D}_{\mathbf{A}}$
0	0	. 0
0	1.	1
1	0	0
1	1	1


Table 4.18 Excitation table of D flip-flop

Present state	Flip-flop input DA, Output Z			
	XY=00	XY=01	XY=11	XY=10
0	0,0	0,0	1,-	0,0
. 1	1,1	0,-	1,1	1,1

Table 4.19 Output table


Step 6: Find the flip-flop input equations and output equations using K-map. Assume '0' for unspecified outputs.

### K-map for DA



 $D_A = XY + A\overline{Y}$ 

### K-map for Z



 $Z = AX + A\overline{Y}$ 

511p 7: Draw the logic diagram




Figure 4.22 Logic diagram

Example 4.4: Design an asynchronous sequential circuit that has two inputs  $x_1$  and  $x_2$  and one output Z. The output Z=1, if  $x_1$  changes from 0 to 1. Z=0, if  $x_2$  changes from 0 to 1 and Z=0 otherwise. Realize the circuit using JK flip-flop.

### Solution:

It is given that  $x_1$  and  $x_2$  are inputs and Z is the output.

If x1 changes from 0 to 1, Z=1

If x2 changes from 0 to 1, Z=0

Otherwise, Z=0

# Step 1: Draw the state diagram

The state diagram for the given problem can be easily drawn using the diagram shown in figure 4.23.




Figure 4.23

Initially assume  $x_1x_2=00$  and output Z=0. The input  $x_1x_2=00$  can change to  $x_1x_2=01$  or  $x_1x_2=10$ . If  $x_2$  changes from 0 to 1, Z=0. If  $x_1$  changes from 0 to 1, Z=1. So the next states of 00/0 are 01/0 and 10/1. Assign 00/0 as 'a', 01/0 as 'b' and 10/1 as 'c'. Highlight a, b, and c because a, b and c are new states. Proceed this process for all new states.

Now the state diagram can be easily drawn from the figure 4.23.




Figure 4.24 State diagram

Step 2: Construct the primitive flow table.

Present state	Next state, Output Z			
	$x_1 x_2 = 00$	$x_1 x_2 = 01$	$x_1 x_2 = 11$	x <sub>1</sub> x <sub>2</sub> =10
a	(a), 0	b,-		
ь,	a,-	(b), o	d,-	c,-
c	a,-	7,7	e,-	©1
d	-,-	b,-	@1	f,-
e	-,-	b,-	@0	f,-
f ·	a,-	-,-	e,-	① O

Table 4.20 Primitive flow table

### Step 3: Reduce the primitive flow table

The primitive flow table can be minimized by merging the states 'a' and 'c' to a single state So

$$(a, c) \rightarrow S_0$$

Also we can merge the states 'b' and 'd' to a single state 'S1'

$$(b, d) \rightarrow S_1$$

Also we can merge the states 'e' and 'f' to a single state 'S2'

$$(e, f) \rightarrow S_2$$

Present state	1700	Next state	, Output Z	
	x <sub>1</sub> x <sub>2</sub> =00	$x_1 x_2 = 01$	$x_1 x_2 = 11$	$x_1 x_2 = 10$
So	S <sub>0</sub> , 0	S <sub>1</sub> ,-	S <sub>2</sub> ,-	<b>S</b> , 1
S <sub>1</sub>	S <sub>0</sub> ,-	(S), 0	(S), 1	S <sub>2</sub> ,-
S <sub>2</sub>	So,-	S <sub>1</sub> ,-	§3, 0	(S), 0

Table 4.21 Reduced primitive flow table

Step 4: Assign binary values to the states based on race free state assignment.

Since there are three states assign S<sub>0</sub>=00, S<sub>1</sub>=01, S<sub>2</sub>=10. Let the present states be AB and the next state be A+B+.

Present state	Next state A+B+, Output Z			
AB	x <sub>1</sub> x <sub>2</sub> =00	x <sub>1</sub> x <sub>2</sub> =01	$x_1 x_2 = 11$	$x_1 x_2 = 10$
00	00,0	01,-	10,-	00,1
01	00,-	01,0	01,1	10,-
10	00,-	01,-	10,0	10,0

Table 4.22 State assignment

Here the present state AB=10 and the next state A+B+ = 01 differs by two bits.

Also the present state AB=01 and the next state A+B+ = 10 differs by two bits. Since the present state and next states are not adjacent, races will be there for the circuit of the above flow table. So by race free state assignment the above flow table can be modified by a new state 11.

Present state	Next state A+B+, Output Z			
AB	x <sub>1</sub> x <sub>2</sub> =00	x <sub>1</sub> x <sub>2</sub> =01	$x_1 x_2 = 11$	$x_1 x_2 = 10$
00	00,0	01,-	10.,-	00,1
01	00,	01,0	01,1	11,-
. 10	00,-	11,-	10,0	10,0
11	-;-	01,-	-,-	10,-

Table 4.23 Race free state assignment

Step 5: Find the output table.

By using the excitation table of JK flip-flop shown in table 4.24, draw the output table.

A	A <sup>+</sup>	$J_A$	$K_{\Lambda}$
. 0	0	0	X
0	1	1	X
1	0	X	1
- 1	1	Χ.	0

Table 4.24 Excitation table of JK flip-flop

Present state	Flip-flop	inputs JA l	$K_A$ , $J_B K_B$ ,	Output Z
AB	x <sub>1</sub> x <sub>2</sub> =00	x <sub>1</sub> x <sub>2</sub> =01	$x_1x_2=11$	$x_1x_2=10$
00	0X,0X,0	0X,1X,-	1X,0X,-	0X,0X,1
01	0X,X1,-	0X,X0,0	0X,X0,1	1X,X0,-
10	X1,0X,-	X0,1X,-	X0,0X,0	X0,0X,0
11		X1,X0,-	-,-,-	X0,X1,

Table 4.25 Output table

Step 6: Find the flip-flop input equations and output equations using K-map.

-map fo	$\vec{x}_1\vec{x}_2$	$\bar{x}_1 x_2$	, x <sub>1</sub> x <sub>2</sub>	$x_1 \vec{x}_2$
12123	00	01	11	10
AB 00	0 0	0		0 2
ĀB 01	0 4	0 5	0 7	1 6
AB 11	0 12	X 13	0	×,
AB 10	X	x,	X	X

 $J_{A} = \overline{B}x_{1}x_{2} + Bx_{1}\overline{x}_{2}$ 

### K-map for JB

\x1.x2	$\bar{x}_1\bar{x}_2$	₹ <sub>1</sub> x <sub>2</sub> 01	x <sub>1</sub> x <sub>2</sub>	x <sub>1</sub> x̄ <sub>2</sub>
AB 00	0 0	1	0 3	0 2
ĀB 01	X <sub>4</sub>	X	Х,	X 6
AB 11	0 .	X 13	0 15	X 14
Æ 10	0 8	1,	0	0 10

## $J_B = \overline{x}_1 x_2$

# K-map for KA

1	x1 x2	$\vec{x}_1 \vec{x}_2$	₹ <sub>1</sub> x <sub>2</sub> 01	11	x <sub>1</sub> x̄ <sub>2</sub>
A AB	B 00	X,	X 1	. X	X 2
ÃΒ	01	X 4	X	X ,	X 6
AB	11	0 12	1	0 15	0 14
ΑB	10	1	0 9	0 11	0 ~ 10

$$K_{A} = \overline{B}\overline{x}_{1}\overline{x}_{2} + B\overline{x}_{1}x_{2}$$

## K-map for KB

)	$\bar{x}_1\bar{x}_2$ $00$	x̄₁x₂ 01	x <sub>1</sub> x <sub>2</sub>	10
AB 0	0 X	X	· X,	X <sub>2</sub>
⊼в 0	1 1	0	0 7	0 6
AB 1	1 0	0 13	0 15	1 14
AB 1	0 X	X ,	X	X 10

$$\mathbf{K}_{\mathrm{B}} = \overline{\mathbf{A}} \overline{\mathbf{x}}_{1} \overline{\mathbf{x}}_{2} + \mathbf{A} \mathbf{x}_{1} \overline{\mathbf{x}}_{2}$$

K-map for Z

r Z	₹ <sub>1</sub> ₹ <sub>2</sub> 1 <sup>×2</sup> 00	£1x2 01	x <sub>1</sub> x <sub>2</sub>	10
VB 00		0	0 3	0,
ĀB 01	0 4	0 5	①,	0 6
AB 11	0 12	0 13	0 15	0 14
AB 10	0 8	0 9	0	0 10

$$Z = \overline{AB}x_1\overline{x}_2 + \overline{A}Bx_1\overline{x}_2$$

Step 7: Draw the logic diagram




Figure 4.25 Logic 4

Example 4.5: Design an asynchronous sequential circuit that has two inputs  $X_2$ and  $X_1$  and output Z. When  $X_1 = 0$ , the output Z = 0, the first change in  $X_2$  that occur while  $X_1$  is 1 will cause output Z to be 1. The output Z will remain 1 until X1 returns to 0. Use SR flip-flop.

Solution: It is given that X2, X1 are the inputs and Z is the output

If X1=0, Z=0

If there is change in X2 while X1=1, Z=1

Otherwise, Z=0

Step 1: Draw the state diagram

4.26.

The state diagram can be easily drawn by using the diagram shown in figure




Figure 4.26

Initially assume  $X_2X_1=00$  and Z=0. The input  $X_2X_1$  can change to  $X_2X_1=01$ or  $X_2X_1=10$ . It is given that if  $X_1=0$  the output is 0. If  $X_1=1$  and  $X_2$  changes then Z=1and Z=0 otherwise. So the next states of 00/0 are 01/0 and 10/0. Also assign 00/0 as 'a', 01/0 as 'b' and 10/0 as 'c'. Highlight a, b and c because a, b and c are new states. Then find the next state of 'b' and 'c'. Proceed the same process for all new states by highlighting the new states. Now the state diagram can be easily drawn from the figure 4.26.




Figure 4.27 State diagram

Step 2: Construct the primitive flow table.

Present state		Next state, Output Z				
	X <sub>2</sub> X <sub>1</sub> =00	X <sub>2</sub> X <sub>1</sub> =01	X <sub>2</sub> X <sub>1</sub> =11	X <sub>2</sub> X <sub>1</sub> =10		
а	(a), 0	b,-	-,-	с,-		
b	a,-	<b>(b)</b> , 0	d,-	55		
c	a,-	3.7	е,-	©,0		
· · d .	,-	f,-	(d), 1	c,-		
e	, - · · ·	f,-	@, 0	c,-		
f	a,-	(f), 1	d,-	-,-		

Table 4.26 Primitive flow table

Step 3: Reduce the primitive flow table

The primitive flow table can be minimized by merging the states 'a' and 'b' to a single state 'So'

$$(a, b) \rightarrow S_0$$

Also we can merge the states 'c' and 'e' to a single state 'S1'

$$(c, e) \rightarrow S_1$$

Also we can merge the states 'd' and 'f' to a single state 'S2'  $(d, f) \rightarrow S_2$ 

Present state		Next state	, Output Z	
	X <sub>2</sub> X <sub>1</sub> =00	X <sub>2</sub> X <sub>1</sub> =01	X <sub>2</sub> X <sub>1</sub> =11	X <sub>2</sub> X <sub>1</sub> =10
S <sub>0</sub>	S), 0	<b>S</b> <sub>0</sub> , 0	S <sub>2</sub> ,-	S <sub>1</sub> ,-
$S_1$	S <sub>0</sub> ,-	. S <sub>2</sub> ,-	(S), 0	(S), 0
S <sub>2</sub>	So ,-	(S), 1	(S), 1	S <sub>1</sub> ,-

Table 4.27 Reduced primitive flow table

Step 4: Assign binary values to the states based on race free state assignment. Since there are three states assign,  $S_0=00$ ,  $S_1=01$  and  $S_2=10$ .

Present state	Next state A+B+, Output Z			
AB	X <sub>2</sub> X <sub>1</sub> =00	X <sub>2</sub> X <sub>1</sub> =01	X <sub>2</sub> X <sub>1</sub> =11	X <sub>2</sub> X <sub>1</sub> =10
00	00,0	00,0	10,-	01,-
01	00,-	10,-	01,0	01,0
10	00,-	10,1	10,1	01,-

Table 4.28 State assignment

Since the states  $S_0$ ,  $S_1$ ,  $S_2$  are two bits. Let the present states are AB and the text states are  $A^+B^+$ .

Here the present state AB=10 and the next state A<sup>+</sup>B<sup>+</sup> = 01 differs by two bits. Also the present state AB=01 and the next state A<sup>+</sup>B<sup>+</sup> = 10 differs by two bits. Since the present state and next states are not adjacent races will be there for the circuit of the above flow table. So by race free state assignment the above flow table can be modified by a new state 11, which avoids the critical races.

Present state		B <sup>+</sup> , Output 2	V V.=10	
THE REPORT OF THE PARTY OF THE	X <sub>2</sub> X <sub>1</sub> =00	X <sub>2</sub> X <sub>1</sub> =01	$X_2 X_1 = 11$	A2 A1-10
AB	Section 1	00,0	10,-	01,-
00	00,0	11,	01,0	01,0
01	00,-	10,1	10,1	11,-
10	00,-	10,-	-,-	01,-
11	-,-	10,		

Table 4.29 Race free state assignment

Step 5: Find the output table.

By using the excitation table of SR flip-flop shown in table 4.30, draw the

output table


A	A <sup>+</sup>	$S_{\Lambda}$	$R_{A}$
0	0	0	X
0	1	1	0
1	0	0	. 1.
1	1	X	0

Table 4.30 Excitation table of SR flip-flop

Present state	Flip-flop inputs SA RA, SB RB, Output Z				
AB	X <sub>2</sub> X <sub>1</sub> =00	X <sub>2</sub> X <sub>1</sub> =01	X <sub>2</sub> X <sub>1</sub> =11	X <sub>2</sub> X <sub>1</sub> =10	
00	0X,0X,0	0X,0X,0	10,0X,-	0X,10,-	
01	0X,01,-	10,X0,-	0X,X0,0	0X,X0,0	
. 10	01,0X,-	X0,0X,1	X0,0X,1	X0,10,-	
-11	555	X0,01,-	-, -, -	01,X0,-	

Table 4.31 Output table

Step 6: Find the flip-flop input equations and output equations using K-map. Assume '0' for unspecified flip-flop inputs and unspecified outputs.



### K-map for RA

X₂X₁ 00	₹ <sub>2</sub> X <sub>1</sub>	X <sub>2</sub> X <sub>1</sub>	X <sub>2</sub> X <sub>1</sub>
x	X	0	X
X 4	0 5	X ,	X
0 12	0 13	0	
1 8	0 ,	0 11	0
	x 4 0	X 0 1 X 1 X 0 5 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X 1 X	1 00 01 11

for SB	$\vec{\chi}_2\vec{\chi}_1$	$\overline{X}_2X_1$	X <sub>2</sub> X <sub>1</sub>	$X_2\overline{X}_1$
X27	00	01	11	10
AB 00	0 0	0	0 3	1 2
ÃB 01	0 4	X .	, X ,	· X
AB 11	0	0	0	X 14
AB 10	0 8	0 9	0	1

$$S_B = X_2 \overline{X}$$

k-map for RB

10r KB	\overline{\nabla}_2 \overline{\nabla}_1 \\ 00	₹ <sub>2</sub> X <sub>1</sub>	X <sub>2</sub> X <sub>1</sub>	X <sub>2</sub> X̄ <sub>1</sub>
AB 00	X	X	X 3	0
ĀB 01	1.	0 5	0 7	0 6
AB 11	0 12	1 13	0	0 14
AB. 10	X <sub>8</sub>	x,	X 11	0 10

$$R_{B} = \overline{AX}_{2}\overline{X}_{1} + A\overline{X}_{2}X_{1}$$

E-map for Z

Y <sub>2</sub> X	$\overline{X}_2\overline{X}_1$	₹ <sub>2</sub> X <sub>1</sub>	X <sub>2</sub> X <sub>1</sub> 11	X <sub>2</sub> X̄ <sub>1</sub> 10
AB,	0 0	0 1	0 3.	0 2
ĀB 01	0 4	0 5	0 7	0 6
AB 11	0 12	0 13	0 15	
AB 10	0 .	1	1	0 10

$$Z = A\overline{B}X_1$$




Figure 4.28 Logic diagram

Example 4.6: Design an asynchronous circuit that has two inputs  $x_1$  and  $x_2$  and one output Z. The circuit is required to give an output whenever the input sequence (0,0) (0,1) and (1,1) received but only in that order. Design it using T flip-flop.

### Solution:

Given that  $x_1$  and  $x_2$  are inputs and Z is the output.

If the sequence (0,0) (0,1) and (1,1) arrives Z=1

Otherwise Z=0

### Step 1: Draw the state diagram

The state diagram can be easily drawn by using the following diagram shown in figure 4.29. Initially assume  $x_1x_2=00$  and output Z=0. The input  $x_1x_2=00$  can

change to  $x_1x_2=01$  or  $x_1x_2=10$ . Proceed the steps and assign states. Also highlight new states. The output will be Z=1 if the sequence (0,0) (0,1) and (1,1) arrives. So state 'd' has output 1. Now the state diagram can be easily drawn by using the figure 4.29 as shown in figure 4.30.




Figure 4.29

Figure 4.30 State diagram

Step 2: Construct the primitive flow table

Present state	Next state, Output Z				
	$x_1 x_2 = 00$	$x_1 x_2 = 01$	$x_1 x_2 = 11$	$x_1 x_2 = 10$	
a	(a), 0	b,-		С,-	
b	a,-	<b>b</b> , 0	d,-		
c	a,-	57.	e,-	©,0	
d	-,-	b,-	@1	· c,-	
e	-,-	b,-	(e) 0	c,-	

Table 4.32 Primitive flow table

Step 3: Reduce the primitive flow table

The primitive flow table can be minimized by merging the states 'a', 'b' and 'd' to a single state 'So'

 $(a, b, d) \rightarrow S_0$ 

Also we can merge the states 'c' and 'e' to a single state 'S1'

$$(c, e) \rightarrow S_1$$

Present state	I		, Output Z	
Present state	x <sub>1</sub> x <sub>2</sub> =00	$x_1 x_2 = 01$	$x_1 x_2 = 11$	$x_1 x_2 = 10$
S <sub>0</sub>	(S <sub>0</sub> , 0	S <sub>0</sub> , 0	S <sub>0</sub> , 1	S <sub>1</sub> ,-
. S <sub>1</sub>	S <sub>0</sub> ,-	So,-	(S), 0	· (Si), 0

Table 4.33 Reduced primitive flow table

Step 4: Assign binary values to the states based on race free state assignment.

Since there are two states, assign  $S_0=0$  and  $S_1=1$ . Also assign the unfilled near states as initial state '0'. Let the present states be A and the next state be  $A^+$ . Since the present states and next states differ by single bit, the circuit for the flow table shown in table 4.33 will be free from races.

Present state	1	Next state A	A+, Output Z		
A	x <sub>1</sub> x <sub>2</sub> =00	$x_1 x_2 = 01$	$x_1 x_2 = 11$	$x_1 x_2 = 10$	
0	0,0	0,0	0,1	1,-	
1	0,-	0,-	1,0	1,0	

Table 4.34 State assignment

#### Step 5: Find output table

By using the T flip-flop excitation table shown below. Plot the output table.


A	A <sup>+</sup>	TA
.0	0	0
0	1	1
1	0	1
1	1	0

Table 4.35 Excitation table of T flip-flop

Present state	Flip-flop inputs TA, Output Z			
A	$x_1 x_2 = 00$	x <sub>1</sub> x <sub>2</sub> =01	x <sub>1</sub> x <sub>2</sub> =11	$x_1 x_2 = 10$
0	0,0	0,0	0,1	1,-
1 .	1,-	1,-	0,0	0,0

Table 4.36 Output table

Step 6: Find the flip-flop input equations and output equations using K-map. Assume '0' for unspecified flip-flop inputs and unspecified outputs.



#### Example 4.7: Design a T flip flop using logic gates.

#### Solution:

The T flip-flop has one excitation input and one clock input. But here we use another input P, that will function as a clock. The T flip-flop will change state if T = 1 and when the clock (P) changes from 1 to 0. Under all other input conditions, output Q will remain constant.

We assume that T and P do not change simultaneously. The state diagram for a T flip-flop can be drawn as shown in figure 4.32.




Figure 4.32 State diagram

## primitive flow table

Present state		Next state	5	
	TP = 00	Next state	Output Z	
a	(a), 0	- 01	TP = 11	TP = 10
b	a,-	b,-	- ,-	c.,-
, с	a,-	(b), 0	d,-	-,-
d	-,-	b,-	d,-	©,0
. е	f,-	-,-	(1), 0	e,-
f	① 1	h,-	g,-	©, 1
g	-,-	h,-	(g), 1	c,-
h	f,-	(h), 1	g,-	-,-

Table 4.37 Primitive flow table

The primitive flow table can be minimized by merging the states 'a', 'b' and 'c' to a single state 'So'

$$(a, b, c) \rightarrow S_0$$
  
 $d \rightarrow S_1$ 

Also we can merge the states 'e', 'f' and 'h' to a single state 'S2'

$$(e, f, h) \rightarrow S_2$$
  
 $g \rightarrow S_3$ 

Present state		Next state	, Output Z	
Present state	TP = 00	TP = 01	TP = 11	TP = 10
S <sub>0</sub>	(S <sub>0</sub> ), 0	(S <sub>0</sub> ), 0	S <sub>1</sub> ,-	So, 0 S <sub>2</sub> , -
$S_1$	-,-	S <sub>0</sub> , -	⑤, 0 S <sub>3</sub> , -	(S), 1
S <sub>2</sub> S <sub>3</sub>	(S), 1	S <sub>2</sub> ,-	(S3), 1	S <sub>0</sub> ,-

Table 4.38 Reduced Primitive flow table


Since there are three states assign,  $S_0 = 00$ ,  $S_1 = 01$ ,  $S_2 = 11$  and  $S_3 = 10$ .

	No	ext state A+	B <sup>+</sup> , Outpu	t Z
Present state	TP = 00	TP = 01	TP = 11	TP = 10
AB		00,0	01,-	00,0
00	00,0	00,-	01,0	11,-
01	7, 7		10,-	11,1
11	11,1	11,1	10,1	00,-
10	-,-	11,-	10,1	

Table 4.39 State assignment

Since we are not designing using flip-flops, assume 'don't cares' for unspecified.

#### K-map for A+



 $A^+ = B\overline{P} + AP$ 

#### K-map for B+

TP AB	TP 00	TP 01	TP 11	T₽ 10
AB 00	0 0	0 1	1	0 2
ĀB 01	X	0 5		1 6
AB 11	1 12	1	0 15	1
AB 10	X 8	1),	0 11	0

 $B^{+} = A\overline{T} + B\overline{P} + \overline{A}TP$ 

#### K-map for Z

TP AB	TP 00	TP 01	TP 11	TP 10
ĀB 00	0 0	0	X	0 2
ĀB 01	X <sub>4</sub>	X	0 7	X .
AB 11	1 12	1 13	X 15	1)4
AB 10	X 8	X g	1	X 10

Z = A




Figure 4.33 Logic diagram

Example 4.8: Design an asynchronous sequential circuit with inputs A and B and an output Y. Initially and at any time if both the inputs are 0, the output Y is equal to 0. When A or B becomes 1, Y becomes 1. When the other input also becomes 1, Y becomes 0. The output stays at 0 until circuit goes back to initial state.

Solution: It is given that A and B are inputs and Y is the output.

If A or B becomes '1', then the output will be Y=1. But if both A and B are 'I', then the output will be Y=0. For other cases output will be Y=0.

Step 1: Draw the state diagram.

The state diagram for the given problem can be easily drawn using the diagram shown in figure 4.34. The different states are a, b, c, d, e and f.




Figure 4.34




Figure 4.35 State diagram

Present state		Next state,	Output	
a	AB=00	AB =01	AB=11	AB=10
ь	a,-	b,-	-,-	С,-
С	'n,-	-,-	d,-	-,-
d	-,-	e,-	(1), (1)	©,1 f,-
e f	a,-	@ 0	d,-	-,-
	a,-	-,-	d	000

Table 4.40 Primitive flow table

Here the circle represents that the state is stable.

#### Sep 3: Reduce the primitive flow table

The primitive flow table can be minimized by merging the states a, b, c to a selestate 'So' because the next state and the output for the states a, b, c are same.

$$(a, b, c) \rightarrow S_0$$

Also we can merge the states d, e, f to a single state 'S1' because the next and the output for the states d, e, f are same.

$$(d, e, f) \rightarrow S_1$$

Present state		Next state,		
1 (cociii siiii	AB=00	AB =01	AB=11	AB=10
S <sub>0</sub> S <sub>1</sub>	⑤, 0 S <sub>0</sub> , -	⑤, 1 ⑤, 0	S <sub>1</sub> ,-	(S <sub>0</sub> ), 1 (S), 0

Table 4.41 Reduced primitive flow table

htp 4: Assign binary values to states based on race free state assignment.

Here, there are two states  $S_0$  and  $S_1$ . So assign  $S_0=0$ ,  $S_1=1$ . Let the present be Q and the Next state be Q<sup>+</sup>. Since the present states and next states differ by

gle bit, the circuit for this flow table will be free from races.

	Next state Q+, Output Y					
Present state	AB=00	AB =01	AB=11	AB=10		
0	0,0	0,1	1,-	0,1		
1	0,-	1,0	1,0	1,0		

Table 4.42 State assignment

Step 5: Find the output table.

By using the excitation table of D flip-flop shown in table 4.43, draw the output table.

Q	Q <sup>+</sup>	D
0	0	0
0	1	1
1	0	0
1	1	1


Table 4.43 Excitation table of D flip-flop

Present state	Flip-flop input D, Output Y							
Q	AB=00	AB =01	AB=11	AB=10				
0	0,0	0,1	1,-	0.1				
1	0,-	1,0	1,0	1.0				

Table 4.44 Output table

Step 6: Find the flip-flop input equations and output equations using K-map.

Assume '0' for unspecified outputs.



# K-map for Y AB AB AB AB Q 00 01 11 10 Q 0 0 01 1 10 Q 1 0 0 0 0 0 0 0 Q 1 0 0 0 0 0 0 0

$$Y = \overline{Q}\overline{A}B + \overline{Q}A\overline{B}$$

$$Y = \overline{Q}(\overline{A}B + A\overline{B})$$

$$Y = \overline{Q}(A \oplus B)$$

step 7: Draw the logic diagram




Figure 4.36 Logic diagram

#### 4.7 PROBLEMS IN ASYNCHRONOUS CIRCUITS

#### 4.7.1 Races

If an input change induces change in two or more feedback variables then it is known as race condition.

Races are of two types,

- i. Critical race
- ii. Non critical race.

#### 4.7.1.1 Critical race

If an input change induces the circuit to go to the same wrong state. Then it is termed as critical races. Critical races must be avoided in an asynchronous circuit.

Consider the flow table shown in table 4.45. Assume that the circuit is in state '6' ( $A^{+}B^{+} = 00$ ),  $x_1x_2 = 01$ , AB=00. Consider  $x_2$  is changed from 1 to 0.

The circuit begin to switch from state 'e' to state 'a'  $(A^+B^+=11)$ . But  $due_{t_0}$  unequal propagation delay one of the state variables become 1 and other  $main_{s_0}$  (the next state  $A^+B^+$  become either  $A^+B^+=01$  or  $A^+B^+=10$ ). If  $A^+B^+$  become 01 the circuit goes to wrong stable state 'b'.

Present state	Next state A+B+							
AB	$x_1x_2 = 00$	$x_1 x_2 = 01$	$x_1x_2 = 11$	$x_1 x_2 = 10$				
00	11 (a)	(e)	11 (i)	01 (m)				
01	(b)	.11 (f)	11 (j)	(n)				
11	10 (c)	_	(11) · (k)	10 (o)				
10	(d)	00 (h)	11 (l)	00 (p)				

Table 4.45 Flow table

If A+B+ become 10 the circuit goes to wrong stable state 'd'. Hence the final state will be wrong for either stable state b=01 or d=10. Because the circuit has to switch from 00 to 11. This situation is called critical race.

#### 4.7.1.2 Non-critical race

Consider the flow table shown in table 4.45. Assume that the circuit is in state 'e'  $(A^+B^+=00)$ ,  $x_1x_2=01$ , AB=00. Consider  $x_1$  is changed from 0 to 1. The circuit begins to switch from state 'e' to state 'i'. But due to unequal propagation delay one of the state variables become 1 and the other remains 0 (the next state  $A^+B^+$  become either  $A^+B^+=01$  or  $A^+B^+=10$ ).

If A+B+ becomes 01 the circuit goes to 11 (state j) which is unstable state and then finally the circuit goes to stable state 'k'.

If A+B+ become 10 the circuit goes to 11 (state l) which is also unstable state and then finally the circuit goes to stable state 'k'.

Here the circuit reaches a correct final stable state after transition through unstable states. So we can define critical race as, if an input change induces the circuit to a wrong state which is unstable will finally reaches a correct stable state. This condition is known as non-critical race.

## 4.7.2 Cycles

Consider the flow table shown in table 4.45. Consider that the circuit is initially stable at state 'k'. Here the input is  $x_1x_2 = 11$ . Now when the input  $x_2$ changes to 0 ( $x_1x_2 = 10$ ) the next state becomes  $A^+B^+ = 10$  (state o) which is change occomes A'B' = 10 (state o) which is which is which is which is  $x_1x_2 = 10$ , the circuit switches to  $A^+B^+ = 00$  (state p) which is unstable. For the present state AB=00 and  $x_1x_2 = 10$ , the circuit switches to  $A^+B^+ = 01$  (state m) which is unstable. For the present state AB=01 and  $x_1x_2 = 10$ , the circuit switches to  $A^+B^+ = 10$  (state n) which is stable.

Here the circuit has gone through unstable states o, p, m and finally reaches the stable state n. So if an input change induces a feedback transition through more than one unstable state, then such a situation is known as cycle.

#### 4.8 HAZARDS

Hazards are unwanted switching transients that may appear at the output of a circuit because different paths exhibit different propagation delays.

In a combinational circuit, hazards may cause temporary false output. But in sequential circuits hazards may cause a transition to a wrong state.

A hazard can be classified into,

- a. Static hazards.
- b. Dynamic hazards
- c. Essential hazards

#### 4.8.1 Static Hazards

A static hazard is a hazard that occurs in combinational circuits which results in a single momentary incorrect output due to change in a single input variable when the output is expected to remain in the same state.

The static hazard may be either Static-0 or Static-1

#### 4.8.1.1 Static-0 Hazards

Due to a change in single input variable, if the output momentarily goes to State-1 when the output is expected to remain in state-0. Then such type of hazard is said to be static-0.

Consider the following combinational circuit shown in figure 4.37.





Figure 4.38 Timing diagram

Initially assume  $x_1 = 0$ ,  $x_2 = 0$  and  $x_3 = 0$ . Therefore the output of  $G_1$  is 0, the output of  $G_2$  is 1 and the circuit output is 0. Now consider  $x_2$  is changed from 0 to 1. Then the output of  $G_1$  changes to 1, the output of  $G_2$  changes to 0 and the circuit output remains 0. However, the output momentarily goes to 1, if the propagation delay through the inverter is taken into consideration. The delay in the inverter causes the output of  $G_2$  to remain 1 until the propagation delay completes. Hence during the propagation delay, the output of  $G_1$  is 1 and the output of  $G_2$  is 1. Hence the output of the circuit is 1, during which causes static-0 hazard

pue to a change in single input variable, if the output momentarily goes to when the output is expected to remain in state-1. Then such type of hazard is ad to be Static-1 hazard.



Consider the combinational circuit shown in figure 4.39




Figure 4.40 Timing diagram

Initially assume  $x_1 = 1$ ,  $x_2 = 1$  and  $x_3 = 1$ . Therefore the output of  $G_1$  is 1, the output of  $G_2$  is 0 and the circuit output is 1

Now consider  $x_2$  is changed from 1 to 0. Then the output of  $G_1$  changes to 0, the output of  $G_2$  changes to 1 and the circuit output remains 1.

However, the output momentarily goes to 0, if the propagation delay through the inverter is taken into consideration. The delay in the inverter causes the output of G<sub>2</sub> to remain 0 until the propagation delay completes. Hence during the propagation delay, the output of G<sub>1</sub> is 0 and the output of G<sub>2</sub> is 0. Hence the output of the circuit is 0, during which causes Static-1 hazard

#### 4.8.2 Dynamic Hazards

The output changes three or more times when it is supposed to change from 0 to 1 or from 1 to 0.



Figure 4.41 Dynamic Hazards

#### 4.8.3 Essential Hazards

Essential hazard is a type of hazard that exists only in asynchronous sequential circuits with two or more feedbacks. It is an operational error generally caused by an excessive delay to a feedback variable in response to an input change. Since the essential hazard is caused by unequal delay along two or more paths. These hazards cannot be eliminated by adding redundant gates as in static hazards. Such hazards can be eliminated by adjusting the amount of delays in the affected path.

## 4.8.4 Design of Hazard Free switching circuits

The hazard exists because of the change of input results in a different product terms covering two minterms or different sum terms covering two maxterms. Static and dynamic hazards can be eliminated by enclosing two minterms or maxterms. The static-1 hazard occurring in the circuit shown in figure 4.39 can be eliminated as follows. The output equation of the given circuit is  $Y = x_1x_2 + \bar{x}_2x_3$ 




Figure 4.42

Figure 4.43

By enclosing the two minterms by another minterms  $x_1x_3$ , we get

$$Y = x_1 x_2 + x_1 x_3 + \overline{x}_2 x_3$$





Figure 4.44 Hazard free circuit

Example 4.9: For a given Boolean function obtain the hazard free circuit.

$$F(A,B,C,D) = \sum_{m} (1,3,6,7,13,15)$$

Solution: Hazard free circuit can be designed using following steps.

- (a) Group the minterms using K-map.
- (b) Enclose the grouped minterms and find the expression.
- (c) Draw the hazard free circuit.



 $F(A,B,C,D)=\overline{AB}D+\overline{A}BC+ABD+\overline{A}CD+BCD$ 

#### Logic diagram




Figure 4.47 Logic diagram of hazard free circuit

Example 4.10: Implement the following logic and analyze for the pressure of any hazard  $f = x_1x_2 + x_1'x_3$ . If hazard is present briefly explain the type of hazard and design-free circuit.

Solution

The logic diagram for the given expression  $f = x_1x_2 + x_1'x_3$  is




Figure 4.48

Due to a change in single input variable, if the output momentarily goes to state-0 when the output is expected to remain in state-1. Then such type of hazard is said to be Static-1 hazard.

Consider the combinational circuit shown in figure 4.48




Figure 4.49 Timing diagram

Initially assume  $x_1 = 1$ ,  $x_2 = 1$  and  $x_3 = 1$ . Therefore the output of  $G_{l_{i_3}}$ the output of G2 is 0 and the circuit output is 1


Now consider x<sub>1</sub> is changed from 1 to 0. Then the output of G<sub>1</sub> changes to 0. the output of G2 changes to 1 and the circuit output remains 1.

However, the output momentarily goes to 0, if the propagation delay through However, the output momentum of the inverter causes the output of the inverter is taken into consideration. The delay completes. Hence during the provider the inverter is taken into consideration delay completes. Hence during the propagation of the propagation delay completes. Hence the output of the propagation delay completes. G<sub>2</sub> to remain 0 until the propagation delay, the output of G<sub>1</sub> is 0 and the output of G<sub>2</sub> is 0. Hence the output of the circuit is 0, during which causes Static-1 hazard

The static-1 hazard occurring in the circuit shown in figure 4.48 can be eliminated as follows. The output equation of the given circuit is

$$f = x_1 x_2 + x_1' x_3$$

The K-map for the above expression can be drawn as follows.



By enclosing the two minterms by another minterms  $x_2x_3$ , we get  $Y = \bar{x}_1 x_3 + x_1 x_2 + x_2 x_3$ 




Figure 4.52 Hazard free circuit

## grample 4.11: Implement the switching function $F(A, B, C, D) = \sum_{m} (1, 3, 5, 7, 8, 9, 14, 15)$ by a static harmonic 9,14, 15) by a static hazard free two level AND-OR gate network.

Solution: Hazard free circuit can be designed using following steps.

- (a) Group the minterms using K-map.
- (b) Enclose the grouped minterms and find the expression.
- (c) Draw the hazard free circuit.

Given  $F(A, B, C, D) = \sum_{m} (1, 3, 5, 7, 8, 9, 14, 15)$ 

. \ CD	ζD	ČD	CD	CD		
AB	00	01	11	10		
AB 00	0	1	1 3	2		
ĀB 01	4	1 -	.1),	. 6		
AB 11	12	13	1 15	1		
AĒ 10	1	1	11	10		

CD	ĈΒ .	ČD 01	CD . 11	CD 10
AB 00	0	(1)	1 3	2
ĀB 01	4	1		6
AB 11	12	1	3	1
AB-10	1 8		9 11	10


Figure 4.54

Figure 4.53

Figure 4.53  

$$F(A, B, C, D) = \overline{A}D + ABC + A\overline{B}\overline{C} + BCD + \overline{B}\overline{C}D$$

Logic diagram



## Example 4.12: Give hazard free realization for the following Boolean function $F(A, B, C, D) = \sum_{m} (0, 2, 6, 7, 8, 10, 12)$

Solution: Hazard free circuit can be designed using following steps.

- (a) Group the minterms using K-map.
- (b) Enclose the grouped minterms and find the expression.
- (c) Draw the hazard free circuit.

$$F(A, B, C, D) = \sum_{m} (0, 2, 6, 7, 8, 10, 12)$$




Figure 4.56

Figure 4.57

$$F(A,B,C,D) = \overline{BD} + \overline{A}BC + A\overline{C}\overline{D} + \overline{A}C\overline{D}$$

#### Logic diagram




Figure 4.58 Logic diagram of Hazard free circuit

# 4.9 ALGORITHMIC STATE MACHINES (ASM)

An ASM is a flow chart representation that describes the behavior of a sequential circuit. An ASM chart differs from a conventional flow chart, a sequentional flow chart describes the procedure steps and decision path for an algorithm without concern for their time relationship. An ASM chart also describes the timing relationship between the states and outputs.

## ASM chart

An ASM chart mainly consists of three elements.

- State box
- 2. Decision box
- Conditional box

State box represents one state of ASM. It is rectangle in shape. It has single State box eatry path and an exit path. The name of the state is written on the left side of the state box. The binary value of the state is placed at the upper right corner. The output is specified inside the rectangular box.




Figure 4.59 State box

Decision box describes the effect of an input on the control subsystem. Decision box describes the diamond two or more exit Path. The input condition to be tested is written inside the diamond box. If the Condition is true one exit path is taken, and if the condition is false another exit path is taken.




Figure 4.61 Decision box

Figure 4.62 Example

#### Conditional box

Conditional box is oval in shape. The entry path of a conditional box always comes from one of the exit paths of a decision box. The conditional outputs are written inside the conditional box.




Figure 4.63 Conditional box

Figure 4.64 Example

#### Example 4.13: Draw the ASM chart for a mod-5 counter.

#### Solution:

Let 
$$a = 000$$
;  
 $b = 001$ ;  
 $c = 010$ ;  
 $d = 011$ ;  
 $e = 100$ 




Figure 4.65 State diagram

Figure 4.66 ASM chart

Example 4.14: Draw the ASM chart for a 3-bit up/down counter.

#### Mation:

Consider a input 'x'. If the is input x=1, the counter works as a up counter. If temput is x=0, the counter works as a down counter.

t is 
$$x=0$$
, the counter works as a dot to the counter work as a do




Figure 4.67 State diagram




Figure 4.68 ASM chart for 3 bit up/down counter

Example 4.15: Draw the ASM chart for the state diagram shown in figure 4.69.




Figure 4.69 State diagram

Let  $Z_1$ ,  $Z_2$  be the outputs and x be the input





Figure 4.70 ASM chart

lumple 4.16: Draw the ASM chart for the state diagram shown in figure 4.71.



 $k_{\text{oution}}$ : Let  $Z_1$ ,  $Z_2$  be the outputs and x be the input





Figure 4.72 ASM chart

#### 4.10 MEMORY

Memories are made up of registers. Each register is one storage location and each location can store one or more bits. Each location is identified by an address Generally, the total number of bits that a memory can store is its capacity. Each register in memories consists of storage elements which stores one bit of data.

## 4.11 CLASSIFICATION OF MEMORIES

Memories are classified as follows.



## 4.11.1 Read only memory (ROM)

ROM is a non-volatile memory (it can hold data even if power is turned off). We can't write data in this memory. Initially the binary information must be specified by the designer and is then embedded in the unit to form the required interconnection pattern. Once the pattern is established, it stays within the memory mit even when power is turned off and on again. The binary information which is already stored inside the memory can be retrieved or read at any time.




Figure 4.73 Block diagram of ROM memory

The block diagram of a ROM is shown in figure 4.73. It consists of 'k' inputs and 'n' outputs.

#### 4.11.1.1 ROM Organization

The input provides the address for the memory and the output gives the data bits of the stored word which is selected by the address. The number of words in a ROM is determined from the fact that 'k' address input lines are needed to specify 2k Words, Consider a 32×8 ROM. The unit consists of 32 words of 8 bits each. There are 5 input lines that form the binary numbers form 00000 through 11111 for the address,




Figure 4.74 ROM memory unit

Figure 4.74 shows the internal logic construction of the ROM. The five inputs are decoded into 32 distinct outputs. Each output of the decoder represents a memory address. The 32 outputs are connected to each of the eight OR gates. Each OR gate must be considered as having 32 inputs. In general  $2^k \times n$  ROM will have an internal  $k \times 2^k$  decoder and 'n' OR gates. The 256 intersections in figure 4.75 are programmable. A programmable connection between the lines are logically equivalent to a switch that can be altered to either be close (horizontal and vertical lines are connected) or open (horizontal and vertical lines are disconnected).

	Add	ress i	nputs	100	Data outputs							
A.	Aa	-	A <sub>1</sub>	An	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	$D_4$	$D_3$	D <sub>2</sub>	$D_1$	
0	0	0	0	0	1	0	0	1	0	1	1	0
n	0	0	0	1	0	1:	1	0	1	0	1	0
0	0	0	1	0	1	1	0	1	0	1	1	1
0	0	ò	î `	1	1	1	1	0 ;	1	1	1	0
	e ,		1	is i	13		17	.	1/4			
1	1	1	0	0	0	1	0	1	1	0	1	-1
1	i	1	0	1 .	0	0	0	1	1	0	1	1
1	1	1	1	0	1	1	1	0	0	1	0	1
1	1	1	1	1	1	1	1	1	1	1	0	1

Table 4.46 Truth tablegoic

The programmable intersection between two lines is some times called a cross point. Normally a fuse is used which connects the two lines. It can be opened cross point by applying a high voltage pulse into the fuse. The fuse links are "blown" or "blown" to the truth table.

Consider the truth table shown in table 4.46

Every '0' listed in the truth table specifies no connection and every '1' listed specifies a path that is obtained by a connection. The 0's in the word are programmed by blowing the fuse links.




Figure 4.75 ROM

If an address 00011 is applied to the address line, the data output will be '11101110'.

#### 4.11.2 Types of ROM

#### 4.11.2.1 Masked ROM

In integrated circuits, a thin metalized layer connects the gates of some transistors to the row select lines. The gate connections of MOS transistors depend on the data to be stored in the ROM. Therefore, according to the user truth table, manufacturer can deposit thin layer of metal to connect gates of the transistors. Once the pattern/mask is decided, it is possible to make thousands of such ROMs, such ROMs are called mask programmed ROMs.

## 4.11.2.2 PROM (Programmable Read Only Memory)

When ordered, a PROM unit contains all the fuses intact giving all 1's in the bits of the stored words. The fuses in the PROM are blown by application of a high voltage through a special pin. A blown fuse defines a binary '0' and an intact fuse gives a binary '1'. This allows the user to program the PROM in the laboratory to achieve the desired relationship between input address and stored words.

## 4.11.2.3 EPROM (Erasable Programmable Read Only Memory)

The EPROM can be restructured to the initial state even though it has been programmed previously. When the EPROM is placed under a special ultraviolet light for a given period of time, the short wave radiation through its quartz window discharges the internal floating gates that serve as the programmed connections. After erasure, the EPROM return to its initial state and can be reprogrammed to a new set of values. It is not possible to erase selective information, when erased the entire information is lost.

# 4.11.2.4 EEPROM (Electrically Erasable PROM) /EAPROM (Electrically Alterable PROM)

EEPROM is similar to EPROM except that the previously programmed connections can be erased with an electrical signal instead of ultraviolet light. The advantage is that the device can be erased without removing it from its socket.

### 4.11.3 Random Access memory (RAM)

RAM is a volatile memory (it cannot hold data when power is turned off). The communication between a memory and its environment is achieved through data line, address selection lines and control lines. The control lines specify the direction of data transfer. The data lines are bidirectional which means that data can go in either direction. The direction of data transfer will be decided by the control inputs. The address lines specify the particular word chosen among the many variable. The two control inputs (READ or WRITE) specify the direction of transfer desired.




Figure 4.76 Block diagram of a Memory Unit

#### 4.11.3.1 RAM Organization

Consider a memory unit contains 'n' data lines and 'k' address lines. A 'k' address lines can select 2<sup>k</sup> locations in the memory. The process of storing the information to the memory is referred to as memory write operation. The process of transferring the stored information out of memory is referred to as memory read operation. RAM can perform both the write and read operation.

The number of word in a RAM is determined from the fact that 'k' address input lines are needed to specify  $2^k$  words. Consider a  $1024 \times 16$  RAM shown in figure 4.77. The memory unit consists of 1024 words of 16 bits each. In general  $2^k \times n$  RAM will have  $k \times 2^k$  decoder. Here  $1024 \times 16$  RAM consists of 10 to 1024 decoder ( $2^{10} = 1024$ ), where the decoder inputs are the 10 address lines ( $A_9, A_8 \dots A_0$ ). A decoder accepts the address lines ( $A_9, A_8 \dots A_0$ ) and provides the paths needed to select the word specified.




Figure 4.77 Block diagram of 1024×16 RAM

## 4.11.3.2 Write and read operation

The two operations that a RAM can perform are write and read operations. The steps to perform memory write operation are as follows.

- 1. Apply the binary address of the desired word to the address lines.
- 2. Apply the data bits that must be stored in memory to the data lines.
- Activate the write input (READ/WRITE=0)

The steps to perform memory read operation are as follows.

- Apply the binary address of the desired word to the address lines.
- Activate the read input (READ/WRITE=1)
   The memory unit will then take the bits from the word that has been selected by address and apply them to the output data lines.

#### 4.12 TYPES OF RAM

The random access memory is classified into two types based on its operating modes.

- 1. Static RAM
- 2. Dynamic RAM

#### 4.12.1 Static RAM

Memories that consist of circuits capable of retaining their state as long as power is applied are known as static memories. These are random access memories and hence known as static RAM memories.

The static RAM (SRAM) consists essentially of internal latches or flip-flops that store the binary information. The stored information remains valid as long as power is applied to the unit. The memory cell can be implemented using MOS technology and Bipolar technology. The MOS technology uses Enhancement mode MOSFET transistors and the bipolar technology uses TTL (Transistor-Transistor-Logic) multiple emitter technology.

## 4.12.1.1 Bipolar RAM cell

The Bipolar RAM cell is implemented using TTL (Transistor-Transistor-Logic) multiple emitter technology. It stores 1 bit of information. It can store either 0 or 1 as long as power is applied. It can set to store 1 or it can reset to store 0. It is nothing but a flip-flop. Figure 4.78 shows a simplified schematic of a bipolar RAM cell.




Figure 4.78 TTL RAM cell

#### Operation:

The X select line and Y select lines select a cell. The Q1 and Q2 are cross coupled inverters, hence one is always OFF while the other is ON. A "1" is stored in the cell if Q1 is conducting and Q2 is OFF. A "0" is stored in the cell if Q2 is conducting and Q<sub>1</sub> is OFF. The state of the cell is changed to a "0" by pulsing a HIGH on the Q1 emitter (SET). This turns OFF Q1 and turns ON Q2. A "1" can be rewritten by pulsing a HIGH on the Q2 emitter (RESET).

#### 4.12.1.2 MOSFET RAM cell




Figure 4.79 MOS static RAM cell

Enhancement mode MOSFET transistors are used to make MOSFET RAV cell. Here T1 and T2 form the basic cross coupled inverters, T3 and T4 act as load resistors for T1 and T2. X row select line and Y column select line are used for addressing the cell. When X row select line and Y column select line are HIGH, cel is selected. When X row select line is HIGH, T5 and T6 get ON and the cell's connected to the DATA and DATA line. When Y column select line is HIGH, T<sub>1</sub> and T<sub>8</sub> get ON. Due to this, either read or write operation is possible.

#### Write operation:

Write operation can be enabled by making WRITE(W) signal HIGH. With write operation enabled, if DATA IN signal is logic 1, node D is also at logic 1. The turns ON T2 and T1 is cutoff. If the DATA IN is logic '0', T2 will be cutoff and In will be turned ON.

#### Read operation:

Read operation can be enabled by making READ signal High. With 10th on enabled, Tue becomes ON True becomes ON DATA OUT and thus the complement of making READ signal Figure 10 to DATA OUT and thus the complement of the data output (DATA) line 10 to the signal Figure 10 to the signal F DATA OUT and thus the complement of the bit stored in the cell is available at the output.

# 4.12.2 Dynamic RAM

Dynamic RAM stores the data as a charge on the capacitor. The stored charge the capacitors tends to discharge with time and the capacitors must be periodically recharged by using a refreshing circuit. This refreshing is done by cycling through the words for every few milliseconds to restore the decaying charge. Dynamic RAM the words reduced power consumption and larger storage capacity in a single memory offers reduced shows a dynamic RAM cell.




Figure 4.80 Dynamic RAM

Memory units that lose stored information when power is turned off are said to be volatile. Both static and dynamic RAM is of this category.

The differences between static RAM and dynamic RAM are shown in table 4.47.

SLNO.	Static RAM	Dynamic RAM
1.	Static RAM contains less memory cells per unit area.	Dynamic RAM contains more memory cells per unit area as compared to static RAM.
2.	Static RAM consists of flip- flops. Each flip-flop stores one bit of binary information.	Dynamic RAM stores the data as a charge on the capacitor. It consists of MOSFET and capacitor on each cell.
3.	Its access time is less and so it is having faster memories.	Its access time is greater that static RAM.
4.	Refreshing circuitry is not required.	Refreshing circuitry is required to maintain the charge on the capacitors after every few milliseconds. Extra hardware is required to control refreshing. This makes system design complicated.
5.	Cost of static RAM is more	Cost of Dynamic RAM is less

Table 4.47 Difference between SRAM and DRAM

#### 4.13 MEMORY CYCLES AND TIMING WAVEFORMS

Access time: The access time is the time taken to read a stored word after applying the address bits.

#### Cycle time

Read cycle time: It is the minimum time for which an address must be held stable on the address bus for read cycle.

Write cycle time: It is the minimum time for which an address must be held stable on the address bus for write cycle.

The operation of the memory unit is controlled by an external device such as CPU(Central processing Unit). The CPU is synchronized by its own clock but the memory does not employ an internal clock. The CPU must provide the memory control signal in such a way as to synchronize its internal operations with the read and write operation of memory.

Assume that a CPU operates with a clock frequency of 50MHz and the corresponding period for one clock cycle is 20ns. Let the access time and cycle time does not exceed 50ns interval (i.e. read or write operation can be performed within 3 clock cycles).

#### Write cycle




Figure 4.81 Memory write cycle

Figure 4.81 shows the write cycle timing diagram for a CPU with 50MHz clock. Let the maximum write cycle time be 50ns. The write operation requires three 20ns cycles T<sub>1</sub>, T<sub>2</sub> and T<sub>3</sub> for a write operation. The CPU must provide the address and data input to the memory. This is done at the beginning of T<sub>1</sub>. The memory enable signal changes to the high level and the READ/WRITE signal must go low to perform write operation. These two signals must be active for a period of 50ns. The memory address and data signals must remain active for a short time after the control signals are deactivated. At the completion of the 3rd clock cycle, the memory write operation is completed and the CPU can access the data from the corresponding memory location.

#### Read cycle




Figure 4.82 Memory read cycle


Figure 4.82 shows the read cycle. While performing read operation, the required address for the memory is provided by the CPU. The memory enable and READ/WRITE must be in logic high for read operation. The memory places the data of the word selected by the address lines into the output data lines within a 50ns interval from the time that the memory enable is activated.

2197

# 4.16 PROGRAMMABLE LOGIC DEVICES (PLDS)

A programmable logic device (PLD) is an integrated circuit with programmable gates that contain AND array and OR array.

There are three major types of combinational PLDs and they differ in the



c. Programmable Logic array (PLA)

Figure 4.89 Basic configuration of PROM, PAL and PLA


The programmable read only memory (PROM) has a fixed AND array and programmable OR array. The programmable array logic (PAL) has a programmable AND array and a fixed OR array. The most flexible PLD is the programmable logic array(PLA), where both the AND and OR arrays can be programmed.

# 4.16.1 Programmable Logic Array (PLA)

In PLA, both AND and OR arrays can be programmed. So both AND and OR sates have fuses. The product terms constitute a group of 'n' AND gates and the sum terms constitute a group of 'm' OR gates. Fuses are inserted between all 'n' inputs and their complement values to each of the AND gates. Fuses are also provided between the outputs of the AND gates and the inputs of the OR gates. The third set of fuses between the output of OR gates and the input of inverters that allows the output function to be generated either in the AND-OR form or in the AND-OR INVERT form. When inverter is bypassed by link, we get AND-OR implementation. When the inverter is not bypassed, we get AND-OR INVERT implementation.

Figure 4.90 Block diagram of a PLA

Input buffers are provided in the PLA to limit loading of the sources that Input buffers are provided in the state of the inverted form of its input.




Outputs

Figure 4.92 shows a PLA with 3-Inputs and 2 outputs. Here the output of OR gates are  $F_1$  and  $\overline{F}_2$  therefore the output of  $F_1$  is not to be inverted. So the other input of XOR is connected to logic '0'. But the output of second OR gate  $\overline{F}_2$  is to be inverted. So the other terminal of XOR is connected to logic '1' to obtain the real output  $F_2$ .

# 4.16.2 Programmable Array Logic (PAL)

The programmable array logic (PAL) is a programmable logic device with a fixed OR array and a programmable AND array. Figure 4.93 shows the logic configuration of a typical PAL. The PAL shown in figure 4.93 has four inputs and four outputs. Each input has a buffer- inverter gate and each output is generated by a fixed OR gate.



There are four sections in the unit each being composed of three wide AND. OR array. This is the term used to indicate that there are 3 programmable AND gates in each section and one fixed OR gate. Each AND gate has 10 programmable input connections. This is shown in the figure 4.93 by 10 vertical lines. The horizontal line symbolizes the multiple input configuration of the AND gate. The function  $F_1$  is used by the function  $F_2$ , so the output  $F_1$  is connected to a buffer-inverter gate and then fed back to the input of the AND gate present in  $F_2$ .

# 4.16.3 Programmable Read Only Memory (PROM)




Figure 4.94 PROM

A PROM consists of 'n' input lines and 'm' output lines. Each bit combination of the input variables is called an address. Each bit combination that comes out of the output lines is called a word. The number of bits per word is equal




Figure 4.95 Block diagram of PROM

A 8×4 PROM consists of 3 inputs, 4 outputs. This PROM contains 8 AND gates, 4 OR gates and 32 fuses which is shown in figure 4.94.

# 4.16.4 Implementation of combinational circuits using PLA

Example 4.18: A combinational circuit is defined by the functions.  $F_1 =$  $\sum_{m}(3,5,7)$ ;  $F_{2}=\sum_{m}(4,5,7)$ . Implement the circuit with a PLA having 3 inputs, 3 product terms and 2 outputs.

#### Solution:


The truth table for the given Boolean functions is shown in table 4.48.

Let, 
$$F_1(A, B, C) = \sum_m (3, 5, 7)$$
;  $F_2(A, B, C) = \sum_m (4, 5, 7)$ 


I	Inputs			puts
A	В	C	F <sub>1</sub>	F <sub>2</sub>
0	0	0	0	0
0	0	1.	0	0
0	1	0	0	0
0	1	1	1	0.
1	0	0	-0	1
1	0	1	1	1
1	1	0	0	0
1	1	1	1	1

Table 4.48 Truth table

K-map for F1



#### K-map for F2



 $F_2 = A\overline{B} + AC$ 

Here  $F_1 = AC + BC$  and  $F_2 = A\overline{B} + AC$ . The two functions  $F_1$  and  $F_2$  totally have? different product terms AC, BC and A\overline{B}.

Product terms	I	npu	ts	Outputs	
	A	B.	C	F <sub>1</sub>	F <sub>2</sub>
AC .	1	-	1	1	1
BC	-	1.	1	1	-
$A\overline{B}$	1	0	4	-	1
				Т	~T

Table 4.49 PLA program table

Under each output variable, we write a 'T' if the output inverter is to be bypassed and 'C' if the function is to be complemented with the output inverter.




Figure 4.96 PLA

Example 4.19: Illustrate how a PLA can be used for combinational logic design with reference to the functions.


$$F_1(a,b,c) = \sum_m (0,1,3,4)$$


$$F_2(a,b,c) = \sum_m (1,2,3,4,5)$$

Solution: The truth table for the given function is shown in table 4.50

Inputs			Outputs		
a	b	c	F <sub>1</sub>	F <sub>2</sub>	
0	0	0	1	0	
0	0	1	1	1	
0	1	0	0	1	
0	1	1	1	1	
1	0	0	1	1	
1	0	1	0	1	
+	1	0	0	0	
1	1	1	0	0	

Table 4.50 Truth table





The two functions  $F_1$  and  $F_2$  totally have 4 different product terms  $\overline{b}\overline{c}$ ,  $\overline{a}c$ ,  $a\overline{b}$  and  $\overline{a}b$ .

Product terms	Inputs			Outputs	
	a	p.	c	F <sub>1</sub>	F <sub>2</sub>
b̄c	-	0	0	1 -	•
āc	0		1	1	1
аБ	1	0	-	- )	1
āb	0	1	- :		1
1.1				T	T

Table 4.51 Program table




Figure 4.97 PLA

Example 4.20: Implement the following multi-Boolean function using  $3 \times 4 \times 2$ 

$$F_1(a_2, a_1, a_0) = \sum_{m} (0, 1, 3, 5);$$

$$F_2(a_2, a_1, a_2) = \sum_{m} (0, 2, 3, 5);$$

$$F_2(a_2, a_1, a_0) = \sum_{m} (3, 5, 7)$$

Solution: The Truth table for the given function is shown in table 4.52

I	nput	Outputs		
a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	F <sub>1</sub>	F <sub>2</sub>
0	0	0	1	0
0	0	1	1	0
0	1	0	0	0
0	1	1	1	-1
1	.0	0	0	0
1	0	1	1	1
1	1	0	0	0
1	1	1	0	1

Table 4.52 Truth table

K-map for F2

## K-map for F1

#### a130 a1a0 ā, a0 ā,āo a1a0 10 11 01 00 $a_2$ 0 -1 1 ã2 0 0 0 a2 1

$$\begin{bmatrix} a_1 \overline{a}_0 & \overline{a}_1 a_0 & a_1 a_0 & a_1 a_0 \\ a_2 & 0 & 0 & 0 & 1 & 1 & 10 \\ \hline a_2 & 0 & 0 & 0 & 1 & 3 & 0 \end{bmatrix}$$


0

$$F_2 = a_2 a_0 + a_1 a_0$$

Here the two functions F<sub>1</sub> and F<sub>2</sub> totally have 5 different product terms. In order to implement the given function using 4 product terms, find  $\overline{F}_1$  and  $\overline{F}_2$  by just grouping the zeros present in the F<sub>1</sub> and F<sub>2</sub> K-maps.

# K-map for F2

## K-map for F1



 $F_2 = a_2 a_0 + a_1 a_0$ .

$$\bar{a}_{1}\bar{a}_{0} \qquad \bar{a}_{1}\bar{a}_{0} \qquad \bar{a}_{1}\bar{a}_{0} \qquad \bar{a}_{1}\bar{a}_{0}$$

$$\bar{a}_{2} \qquad 0 \qquad 0 \qquad 1 \qquad 1 \qquad 1 \qquad 0$$

$$\bar{a}_{2} \qquad 0 \qquad 0 \qquad 1 \qquad 1 \qquad 1 \qquad 0$$

$$\bar{a}_{2} \qquad 1 \qquad 0 \qquad 1 \qquad 1 \qquad 1 \qquad 0$$

$$\bar{F}_{2} = \bar{a}_{0} + \bar{a}_{2}\bar{a}_{1}$$

$$\bar{F}_{1} = a_{2}\bar{a}_{0} + a_{2}a_{1} + a_{1}\bar{a}_{0}$$

$$\bar{F}_{2} = \bar{a}_{0} + \bar{a}_{2}\bar{a}_{1}$$

The functions  $F_1$  and  $F_2$  totally have 5 different product terms. The functions  $\overline{F}_1$  and  $F_2$  totally have 5 different product terms. The functions  $\overline{F}_1$  and  $\overline{F}_2$  totally have 5 different product terms. But the functions  $F_1$  and  $\overline{F}_2$  totally have 4 different product terms  $\overline{a}_1 a_0$ ,  $\overline{a}_2 \overline{a}_1$ ,  $\overline{a}_2 a_0$  and  $\overline{a}_0$ . So consider the functions

$$F_1 = \overline{a}_1 a_0 + \overline{a}_2 \overline{a}_1 + \overline{a}_2 a_0$$
  
$$\overline{F}_2 = \overline{a}_0 + \overline{a}_2 \overline{a}_1$$

The PLA program table for the functions  $F_1$  and  $\overline{F}_2$  is shown in table 4.53.

Product terms	1	npu	ts	Out	puts
1100	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	F <sub>1</sub>	F <sub>2</sub>
$\overline{a}_1 a_0$	-	0	1	1	-
$\overline{a}_2\overline{a}_1$	0	0	-	1	1
$\overline{a}_2 a_0$	0	-	1	1	1:-
ā₀ ·	-	-	. 0	-	1
				Т	C

Table 4.53 PLA program table

Here C represents that the output of  $\overline{F}_2$  is to be complemented in order to make it a real output function  $F_2$ . Under each output variable, we write a 'T' if the output inverter is to be bypassed and 'C' if the function is to be complemented with the output inverter.




Figure 4.98 PLA

Connect an XOR gate to the complement term  $\overline{F}_2$ , in which other input of XOR is made high.

Example 4.21: Implement the following function using PLA.

$$A(x,y,z) = \sum_{m} (1,2,4,6)$$

$$\sum_{m} (0,1,6,7)$$

$$A(x,y,z) = \sum_{m} (0,1,6,7)$$

$$B(x,y,z) = \sum_{m} (2,6)$$

$$C(x,y,z) = \sum_{m} (2,6)$$


er of si no

Solution: The truth table for the given Boolean function is shown in table 4.54

I	ipu	ts	0	utpu	ıts
x	у	z	٨	В	C
0	0	0	0	1	0
0	0	1	1	1	0
0	1	0	1	0	1
0	1	1	0	0	0
1	0	0	1	0	0
1	0	1	0	0	0
1	1	0	1	1	1
1	1	1	0	1	0


Table 4.54 Truth table

# K-map for A




$$A = \overline{x}\overline{y}z + x\overline{z} + y\overline{z}$$

#### K-map for B



$$B = \overline{x}\overline{y} + xy$$

#### K-map for C



$$C = y\overline{z}$$

			Outputs		
-	y	Z	A	В	C
1	-	1	1	-	-
-	1	-	1	-	+
0	0	0	1	-	1
1	1	-	-	1	-
1	1	-	-	1	-
	1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	x y 0 0 1 - - 1	x         y         z           0         0         1           1         -         0           -         1         0	0 0 1 1 1 - 0 1 - 1 0 1	x         y         z         A         B           0         0         1         1         -           1         -         0         1         -           -         1         0         1         -           0         0         -         -         1           1         1         -         -         1

Table 4.55 PLA program table




Figure 4.99 PLA

Example 4.22: Use PLA with 3 inputs, 4 AND terms and two outputs to implement the following two Boolean functions.  $F_1(A,B,C) = \sum_{m(3,5)} f_{m(3,5)}(A,B,C) = \sum_{m(3,5)} f_{m(3,5)}(A,B$ 

#### Solution:


The truth table for the given Boolean functions is shown in table 4.56.

I	npu	ts	Out	puts
A	В	C	F <sub>1</sub>	F <sub>2</sub>
0	0	0	0	0
0	0	1.	0	1
0	1	0	0	. 1
0	1	1	1	1
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	-1	1	0

Table 4.56 Truth table

#### K-map for F1

#### K-map for F2



The two functions  $F_1$  and  $F_2$  totally have 6 different product terms. In order to implement the given function using 4 product terms, find  $\overline{F}_1$  and  $\overline{F}_2$  by just grouping the zeros present in the  $F_1$  and  $F_2$  K-maps.

map f	or F1		*	
	₿Ĉ	Bc ∙	BC	BĞ
BC	00	01	11	10
A O	0	0 1	1,	0
, 1	0,	1 5	1 ,	1 6
		$\overline{C} + \overline{AB}$ C + AC		·
	200	$C + \overline{A}B$		5
	$F_2 = A$	C + AD	T AB	

C-map f	or F2			
A BC	00 00	BC 01	BC 11	BČ 
ν 0	0,	1	1 3	1 2
A 1	1 4	0 5	0,	0 6
	$\overline{F}_2 = A$	C + AF	$+ \overline{AB}$	5
	$\overline{F}_1 = \overline{F}$	$\overline{BC} + \overline{AD}$	$\overline{B} + \overline{A}\overline{C}$	
5. Z	$\overline{F}_2 = I$	AC + A	$B + \overline{AB}$	ī <b>c</b>

The functions F1 and F2 totally have 6 different product terms. The functions  $\bar{F}_1$  and  $\bar{F}_2$  totally have 6 different product terms. The functions  $\bar{F}_1$  and  $\bar{F}_2$  totally have 6 different product terms. But the functions  $F_1$  and  $\overline{F}_2$  totally have 4 different product terms BC, AC, AB and  $\overline{ABC}$ . So consider the functions  $F_1 = BC + AC + AB$  and  $\bar{F}_2 = AC + AB + \overline{ABC}$ . The PLA program table for the functions  $F_1$  and  $\bar{F}_2$  is shown in table 4.57.

Product terms	Inputs			Outputs		
1 Todaect	A	В	C	F <sub>1</sub>	F <sub>2</sub>	
BC	-	1	1	1	-	
	1	-	1	1	1	
AC	1	1	1.	1	1	
AB	1	10	10	1-	1	
ĀBC	0	10	1	T	- 0	

Table 4.57 PLA program table

Here C represents that the output of  $\overline{F}_2$  is to be complemented in order to where it a real output function  $F_2$ . Under each output variable, we write a 'T' if the function is to be complemented with be now a real output function 12.

Of the function is to be complemented with be output inverter.




Figure 4.100 PLA

Connect an XOR gate to the complement term  $\overline{F}_2$ , in which other input of XOR is made high.

Example 4.23: Design a BCD to Excess-3 code converter and implement using suitable PLA.

solution:

The truth table of BCD to Excess-3 code converter own in table 4.58

	BCD	code		E		verter	
$B_3$	B <sub>2</sub>	B <sub>1</sub>	Bo	E	cess	-3 co	de
0	0	0	0	E <sub>3</sub>	E <sub>2</sub>	E <sub>1</sub>	E <sub>0</sub>
0	0	0	-	0	0	1	1
0		-	1	0	. 1	0	0
	0	. 1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	. 0	0 .	0	1	0	-1	1
1	0	0	1	1	1	0	. 0

Table 4.58 Truth table for BCD to Excess-3 Converter

# map for E3

B <sub>i</sub> B	B <sub>1</sub> B <sub>0</sub> 00	B <sub>1</sub> B <sub>0</sub>	B <sub>1</sub> B <sub>0</sub>	B <sub>1</sub> B̄ <sub>0</sub> 10
45 00	0 0	0	0 3	0 2
1 <u>5</u> , 01	0 4	1 5	1,	1 6
βi, 11	X 12	X 13	X)	X) 14
Цц. <sub>10</sub>	1 8	1 9	Х	X) 10

$$E_3 = B_3 + B_2 B_0 + B_2 B_1$$

# K-map for E2

B <sub>1</sub> B <sub>6</sub>	B₁B₀ 00 .	B₁B₀ 01	B <sub>1</sub> B <sub>0</sub>	B <sub>1</sub> B̄ <sub>0</sub> 10
$B_3B_2$ $\overline{B}_3\overline{B}_2$ 00	0 0	1	1,	1)2
B <sub>3</sub> B <sub>2</sub> 01	1	0	0 7	0 6
ВзВ2 11	X 12	X	X 1:	X 14
B <sub>3</sub> B̄ <sub>2</sub> 10	0 8	1 9	X	1 X

$$E_2 = B_2 \overline{B}_1 \overline{B}_0 + \overline{B}_2 B_0 + \overline{B}_2 B_1$$

# K-map for E<sub>1</sub>

B <sub>1</sub> B	B <sub>1</sub> I		B₁B₀ 01	B <sub>1</sub> B		B <sub>1</sub> B <sub>0</sub>
B <sub>3</sub> B <sub>2</sub> B̄ <sub>3</sub> B̄ <sub>2</sub> 00	1	0	0	1	3	0 -
B <sub>3</sub> B <sub>2</sub> 01	1	4	. 0 5	1	7	0,
B <sub>3</sub> B <sub>2</sub> 11	x	12	X 13	x	15	X 14
B <sub>3</sub> B̄ <sub>2</sub> 10	1	8	0 9	x	11	X 10

$$E_1 = \overline{B}_1 \overline{B}_0 + B_1 B_0$$

# K-map for E<sub>0</sub>

B <sub>1</sub> B <sub>2</sub>	B₁B₀ 00		B <sub>1</sub> B <sub>0</sub>	B <sub>1</sub> B <sub>0</sub>	B <sub>1</sub> B̄ <sub>0</sub>
B₃B₂ 00	1	0	. 0	0	-
B <sub>3</sub> B <sub>2</sub> 01	1	4	0 5	0 ,	1 ,
B <sub>3</sub> B <sub>2</sub> 11	х	12	X 13	X 15	X
B <sub>3</sub> B̄ <sub>2</sub> 10	1	8	0 9	X	x

$$E_0 = \overline{B}_0$$

Product terms		Inputs			Output			ts
	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	E <sub>3</sub>	E <sub>2</sub>	E <sub>1</sub>	Eo
B <sub>3</sub>	1 :		7	-	.1	-	- 1	-
B <sub>2</sub> B <sub>0</sub>	-	, 1	-	1	1	v) =		-
B <sub>2</sub> B <sub>1</sub>	-	1	1	- 2	1	-	-1	40
$B_2\overline{B}_1\overline{B}_0$	130	1	0	0		1	-	-
$\overline{B}_2B_0$	-	0		1	-	1	-	-
$\overline{B}_2B_1$	27	0	. 1	-	,-	1	-	-
$\overline{B}_1\overline{B}_0$	-	-	0	0	-	-	1	-
B <sub>1</sub> B <sub>0</sub>	-	-	. 1 '	1	-	-	1	-
$\overline{B}_0$	-	-	-	0	-	-	-	1
					Т	Т	Т	Т

Table 4.59 PLA program table

S = (3 ...




Figure 4.101 PLA

Example 4.24: Implement the following functions using programmable logic array

Implement the jew 
$$f_1(x, y, z) = \sum_{z=0}^{\infty} m(0, 1, 3, 5, 7)$$

$$f_2(x,y,z) = \sum m(2,4,6)$$


Solution: The truth table for the given Boolean functions is shown in table 4.60

Let,  $F_1(x,y,z) = \sum_m (0,1,3,5,7)$ ;  $F_2(x,y,z) = \sum_m (2,4,6)$ 

Inputs			Out	puts
x	v	z	F <sub>1</sub>	F <sub>2</sub>
0	0	0	1	0
0	0	1	1	0
0	1	0	0	1.
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	0	1
1	1	1	1	0

Table 4.60 Truth table

K-map for F1



### K-map for F2

\		ÿz	ÿz	yz	уī
,	12	00	01	11	10
×	0	0 0	0 1	0 3	1,
x	1	1),	0 5	0 ,	1 6

 $F_2 = y\overline{z} + x\overline{z}$ 

Here  $F_1=z+\overline{x}\overline{y}$  and  $F_2=y\overline{z}+x\overline{z}$ . The two functions  $F_1$  and  $F_2$  totally have 4 different product terms z,  $\bar{x}\bar{y}$ ,  $y\bar{z}$  and  $x\bar{z}$ .

Product terms	Inputs			Outputs	
	x	у	z	F <sub>1</sub>	F <sub>2</sub>
z.	-	-,	1.	1	-
$\overline{x}\overline{y}$	0	0	-	1	-
yz	-	1	0	-	1
χZ	1	-	0	-	1
6				T	T

Table 4.61 PLA program table

Under each output variable, we write a 'T' if the output inverter is to be wpassed and 'C' if the function is to be complemented with the output inverter is t




Figure 4.102 PLA

Example 4.25: Design a PLA structure using AND and OR logic for the following

functions
$$F_1 = \sum m(0, 1, 2, 3, 4, 7, 8, 11, 12, 15)$$

$$F_1 = \sum m(0, 1, 2, 3, 1, 12, 15)$$
  
 $F_3 = \sum m(1, 3, 7, 8, 11, 12, 15)$ 

$$F_2 = \sum m(2, 3, 6, 7, 8, 9, 12, 13)$$

$$F_2 = \sum m(2, 3, 4, 8, 11, 12, 15)$$
  
 $F_4 = \sum m(0, 1, 4, 8, 11, 12, 15)$ 

Solution:

F<sub>1</sub>(A, B, C, D) = 
$$\sum m (0,1,2,3,4,7,8,11,12,15)$$
  
 $\sum m (2,3,6,7,8,9,12,13)$ 

$$F_1(A, B, C, D) = \sum_{m} (2.3, 6, 7, 8, 9, 12, 13)$$

$$F_3(A, B, C, D) = \sum m(1,3,7,8,11,12,15)$$
  
 $F_4(A, B, C, D) = \sum m(0,1,4,8,11,12,15)$ 

# K-map for F<sub>1</sub>

CD	. CD	ĈD 01	CD 11	сБ 10
AB 00	1	1	1 3	1 2
ĀB 01	1 4	0 5	1 7	0 6
AB 11	1 12	0 13	1 15	0 14
AB 10	1	0 9		0 10

 $F_1 = \overline{C}\overline{D} + CD + \overline{A}\overline{B}$ 

### K-map for F3

1:	ĈΒ	CD.	CD	CD
AB	00	01	11	10
AB 00	0 0	1	1	0 2
ĀB 01	0 4	0.	1	0.
AB 11	1 12	0	.1-	0
AB 10	1	0 ,		0

 $F_3 = CD + A\overline{C}\overline{D} + \overline{A}\overline{B}D$ 

# K-map for F2

1 00	CD	· _CD	CD	CD
AB	00	01	- 11	10
<b>₹ 00</b>	0 0	0	1,	1
ÄB 01	0 4	0 5	Ú,	١٠
AB 11	1 12	1	0 15	0
AB 10	1	1),	0 11	0
		$F_2 =$	$\overline{A}C + A$	

## K-map for F4

CD	ζD	ĒD	CD	C₫
AB	00	01	11 ,	10
00 BA	1 0	1,	0 3	0 2
⊼B 01	1	0 ,	0 ,	0 6
AB 11	1-1-1-12	0 -	1 15	-0 14
AB 10		0,	1	0

 $F_4 = \overline{C}\overline{D} + ACD + \overline{A}\overline{B}\overline{C}$ 

Product terms	1	Inp	outs		Outputs			
-1 1	A	B	C	D	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>	F4
ŪŪ	-	-	0	-0-	1	-	-	1
CD	-		1	1	1 .	-	1	-
AB T	.0	0	-	-	1	-	-	-
ĀC	0	-	1	-		1	-	-
ΑĒ	1	-	0	-	-	1	-	-
ACD	1	-	0	0	-	-	1	-
ĀBD	0	0	-	1	-	-	1	-
ACD	1	-	1	1		-	1 4	1
ABC	0	0	0	-	-	- 2	-	. 1
TRUE TO				190	Т	Т	Т	T

Table 4.62 PLA Program table




Figure 4.103 PLA

# 4.16.5 Implementation of combinational circuits using PAL

Example 4.26: Implement the following Boolean function using PAL.

$$w(A,B,C,D) = \sum_{m} (0,2,6,7,8,9,12,13)$$


$$w(A, B, C, D) = \sum_{m} (0, 2, 6, 7, 8, 9, 12, 13, 14)$$
  
$$x(A, B, C, D) = \sum_{m} (0, 2, 6, 7, 8, 9, 12, 13, 14)$$

$$y(A,B,C,D) = \sum_{m} (2,3,8,9,10,12,13)$$
$$y(A,B,C,D) = \sum_{m} (1,3,4,6,9,12,14)$$

$$z(A,B,C,D) = \sum_{m} (1,3,4,6,9,12,14)$$

#### Solution:

#### K-map for w



$$w = A\overline{C} + \overline{A}BC + \overline{A}\overline{B}\overline{D}$$

Substitute

$$w = A\overline{C} + \overline{A}BC + \overline{A}B\overline{D}$$
 in x

We get


$$x = w + BC\overline{D}$$

#### K-map for y

1 00	Ĉΰ	ĈD	. CD :	CD
AB	. 00	01	11	10
ĀB 00	0 0	0	1	1
ĀB 01	0 4	0 ,	. 0 ,	0 6
AB 11	1 12	1 13	0	0 ·
ĀĒ 10	1 8	1,	0 11	1 10

$$y = A\overline{C} + \overline{ABC} + \overline{BCD}$$

#### K-map for x



$$x = A\overline{C} + \overline{A}BC + \overline{A}\overline{B}\overline{D} + BC\overline{D}$$

#### K-map for z


CD.	Ċΰ	ČD	CD	CD
AB	00	01	11	10
<u>AB</u> 00	0 0		1,	0 2
⊼B 01	1	0 ,	0 7	1 6
AB 11	1)12	0	0	1
AB 10	0 :		0 11	0

$$z = B\overline{D} + \overline{A}\overline{B}D + \overline{B}\overline{C}D$$


The program for PAL is shown in table 4.63


Product term		AN]	) in	Dute	_	
	A	B	C	D	w	Outputs
AC .	1	-	0	-	-	
ĀBC	0	1	1	-	-	$w = A\overline{C} + \overline{A}BC + \overline{A}\overline{B}\overline{D}$
ĀBD	0	0	-	0	-	
W	-	-	-	-	.1	
BCD	-	1	1	0	-	$x = w + BC\overline{D}$
-	-		-	-	-	
· AĒ	1	-	0	-	-	13 TE 0 TE 0
ĀBC	0	0	1	-	-	$y = A\overline{C} + \overline{AB}C + \overline{B}C\overline{D}$
BCD	-	0	1	0	-	
$B\overline{D}$	-	1		0	-	$z = B\overline{D} + \overline{AB}D + \overline{BC}D$
ĀBD	0	0		1	-	Z = DD + KDD + DGD
BCD	-	0	0	1	-	1 1 1 1 1

Table 4.63 PAL program table




Example 4.27: Tabulate the PAL programmable table for the four Boolean functions listed below.  $A(x,y,z) = \sum_{m} (1,2,4,6)$ ,  $B(x,y,z) = \sum_{m} (1,2,3,5,7)$  $\sum_{m} (0,1,6,7)$ ,  $C(x,y,z) = \sum_{m} (2,6)$ ,  $D(x,y,z) = \sum_{m} (1,2,3,5,7)$ 





K-map for C



Here  $C = y\overline{z}$ 

# K-map for B

	ÿ₹	ÿz	yz	уž
12	00	01	11	10
x 0	1	1,	0,	0 .
x 1	0	0 5	1	1

K-map for D

- ÿZ	ÿz	yz-	yž
. 00	01	11	10
0 .	1	1 3	1)2
0	1	بل_	0
	00	00 01	00 01 11

Therefore  $A = C + x\overline{z} + \overline{xy}z$ ;  $B = \overline{xy} + xy$ ;  $C = y\overline{z}$ ;  $D = z + \overline{x}y$ 

Product term		AND	inp	uts	Outputs
	x	y.	Z	C	
C	-	-	- "	1	$A = C + x\overline{z} + \overline{x}\overline{y}z$
χZ	1	-	0	-	A = C + XZ + XYZ
χ̄ӯz	0.	0	1		
χ̄ÿ	0	0	-	-	D === 1 -==
ху	1	1	7.7		$B = \overline{x}\overline{y} + xy$
•	-	-	-	-	
ȳz	- ,	1	0.	4.	C - 177
	-	-	-	-	$C = y\overline{z}$
17 - A	-	-	-	-	
Z	-	-	1	-	D - 1.50
х̄у	0	1	-	-:	$D = z + \overline{x}y$
	-		-	-	CA SHOPPERS

Table 4.64 PAL program table




Figure 4.105 PAL Example 4.28: Implement a 3 bit up/down counter using PAL devices.

Consider a control input 'x'. If x = 1, the counter will works as a up counter.

On the Consider a control input 'x'. If x = 1, the counter. The state diagram of 3 bit  $\chi = 0$ , the counter will works as a down counter. The state diagram of 3 bit  $\chi = 0$ , the counter will works as a down counter.

Wown counter is shown in figure 4.106.

Present state			Input	Next state			lip-flo inputs	_	
A	В	C	x	A <sup>+</sup>	B <sup>+</sup>	C+	DA	DB	Dc
0	0	0	0	1	1	1	1	1	1
0	0	0	1	0	0	1	0	0	1
0	0	1	0	0	0	0	0	0	0
0	0	1	1	0	1	0	0	1	0
)	1	0	0	. 0	0	1	0	- 0	1
0	1	0	1	0	1	1	0	1	1
0	1	1	0	0	1	0	0	1	0
0	1	1	1	1	0	0	1	0	0
_	0	0	0	0	1	1	0	1 .	1
1	0	0	-1	1	0	1	1	0	1
1	0	1	- 0	1	0	0	1	0	0
i	0	1	1	1	1	.0	1	1	0
1	1	0	0	-1	0	1	1	0	1
1	1	0	1	1	1	1	1	1	1
1	1	1	0	1	1	0	1	1	0
1	1	1	1	0	0	0	0	0	0




Table 4.65 Transition table

Figure 4.106 State diagram

The transition table of a 3 bit up/down counter is shown in table 4.65.

The equations for DA, DB and DC can be determined using K-map as shown below.

#### K-map for DA

#### Ĉx Cx Cx Cx 00 01 10 AB AB 00 1 0 ĀB 01 0 0 1 1 AB 11 0 $A\overline{B}$ 10

$$D_{A} = A\overline{C}x + A\overline{B}C + AB\overline{x} + \overline{A}\overline{B}\overline{C}\overline{x} + \overline{A}BCx.$$

#### K-map for DB

	Ē≅	Сх	Cx	Cx
AB	00 -	01	11	10
AB 00		0 1	1,	0 2
ĀB 01	0 4	1 5	0 ,	1 6
AB 11	0 .	1	0	1
A₩ 10	1 8	0 9	1	0 ,0

$$D_{\overline{B}}^{i}) = {}^{i}B\overline{C}x + BC\overline{x} + \overline{B}\overline{C}\overline{x} + \overline{B}C\overline{x}$$

$$D_{C} = \overline{C}$$

program table for PAL is shown in table 4.66.

1 et term	Product term AND input		am table for TAD inputs		its	Outputs
Product term	A	B	C	X	the first of the second of the	
ACX	1	1	0	1.	$ ABC\bar{x} + \bar{A}BC\bar{x}$	
ABC	1	0	1	-	$D_{A} = A\overline{C}x + A\overline{B}C + AB\overline{x} + \overline{A}\overline{B}\overline{C}\overline{x} + \overline{A}BCx$	
ABX	1	1	-	0		
ĀBCX	0	0	0	0		
ĀBCx	0	1	1	1		
BCx		1	0	0	$D_{B} = B\overline{C}x + BC\overline{x} + \overline{B}\overline{C}\overline{x} + \overline{B}Cx$	
BCx	-	-1	1	0	$D_B = BCX + DCX$	
BCx	1-	0	0	1		
BCx	-	0	1	+		
	2.	-	-	-		
Ē.		-	0	-	7	
	100	-	j-	-	$D_{c} = \bar{C}$	
	-	-	+	1:		
	-	-	353	1.	110	
-	-	-	1	1	66 PAL program table	




Figure 4.107 PAL

 $W(A,B,C,D) = \sum_{m(Z,1Z,1Z)}$ Evampi  $X(A, B, C, D) = \sum_{m} (7, 8, 9, 10, 11, 12, 13, 14, 15)$  $Y(A, B, C, D) = \sum_{m} (0, 2, 3, 4, 5, 6, 7, 8, 10, 11, 15)$  $Z(A, B, C, D) = \sum_{m} (1, 2, 8, 12, 13)$ solution: K-map for W CD CD ζD CD CD 10 11 01 00 AB 1 0 0 AB 00

.0

0

1

**AB** 01

AB 11

AB 10

$$W = AB\overline{C} + \overline{AB}C\overline{D}$$

1

13

0

0

0

15

# K-map for X

ap for X	15	ČD	CD	CD
CD	CD 00	01	-11	10
AB 00	-0 0	0 1	0 3	0 2
AB 01	0' 4	0 5	1,	0 6
AB 11	1 12	1 13	1 15	1 14
AB 10	1:3.	1 9	11	10
	v = 1	+ BCD		

#### K-map for Y

CD	00 00	ĈD 01	CD 11	CD 10
ĀB 00	1)0	0	1,	1
⊼B 01	1	1 .	1 7	1,
AB 11	0 12	0 . 13	1 15	0
AB 10	1)8	0 9	1	1 10

$$Y = \overline{A}B + CD + \overline{B}\overline{D}$$

# K-map for Z

CD	ζD	ČD	CD	
AB	00	01	11	CB 10
₩ 00 EX	0 0	1	.0	0
⊼B 01	0	0 5	0 7	0
AB 11	1 12	1)13	0	0
AB 10	1 8	0 9	0 11	0

Saic Cilch

$$Z = A\overline{C}\overline{D} + AB\overline{C} + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}\overline{C}D$$

Substituting  $W = AB\overline{C} + \overline{AB}C\overline{D}$  in Z, we get

$$Z = A\overline{C}\overline{D} + W + \overline{A}\overline{B}\overline{C}D$$

Product term	AND inputs			put	s	Outputs	
	A	B	C	D	W	1000	
ABC	1	1	0	-	13	( ) ( ) ( ) ( ) ( ) ( )	
ĀBCD	0	0	1	0	-	$W = AB\overline{C} + \overline{A}\overline{B}C\overline{D}$	
	-	-	-	-1	-		
Α	1	-	-	-1	-	ing a pro-	
BCD	-	1	1	1		X = A + BCD	
		-	1.	-	-		
ĀB	0	1	-	-	1		
CD	-	-	1	1	-	$Y = \overline{A}B + CD + \overline{B}\overline{D}$	
BD.	-	0	-	0	-		
ACD	1	-	0	0	-	$Z = A\overline{C}\overline{D} + W + \overline{A}\overline{B}\overline{C}$	
W	-	-	-	-	1		
ĀBCD	0	0	0	1	-		

Table 4.67 PAL program table

ASYNChronous Sequential Circuits and Programmability Logic Devices




Figure 4.108 PAL

Example 4.30: Implement the following function using PLA and PAL:

: Implement the joint 
$$f(x, y, z) = \sum_{i=0}^{\infty} m(0, 1, 3, 5, 7)$$


#### Solution:

The truth table for the given Boolean function is shown in table 4.68.

I	npu	ts	Outputs
x	y	z	F
0	0	0	1
0	0	1	1
0	1	0	-0
0	1	1	1
1	0	0	0
1	0	1	1 .
1	1	0	. 0
1	1	1	/:.1.

Table 4.68 Truth table

### K-map for f



### **PLA** Implementation

Product terms	In	ipu	ts	Outputs	
į.	x	y	z	f	
z	-	-	1	1	
Χ̄ӯ	0	0	-	1	

Table 4.69 PLA program table

ASYNChronous Sequential Circuits and Programmability Logic Devices





Figure 4.109 PLA

## PAL Implementation

Product terms	AN	D In	Outputs	
	- x-	у	z	
z		-	1	$f = z + \overline{x}\overline{y}$
. xy	0	0	-	

Table 4.70 PAL program table



## 4.16.6 Implementation of combinational circuits using PROM

Example 4.31: Using PROM realize the following expression

$$F_1(a,b,c) = \sum_m (0,1,3,5,7)$$
  
$$F_2(a,b,c) = \sum_m (1,2,5,6)$$

Solution:

The given function  $F_1$  and  $F_2$  have 3 inputs a, b, and c. They generate  $2^1$  minterms and hence the PROM have 8 AND gates. Since there are 2 outputs to PROM have two OR gates.




Figure 4.111 PROM

# Example 4.32: Design a combinational circuit using a PROM. The circuit accepts 3 bit binary number and generates its equivalent Excess-3 code.

Solution:

The truth table of a 3 bit binary to its equivalent Excess-3 code is shown in table 4.71.

Binary input			Excess-3 output				
$B_2$	B <sub>1</sub>	Bo	E <sub>3</sub>	E <sub>2</sub>	E,	Eo	
0	0	0	0	0	1	1	
0	0 .	1	0	1	0	0	
0	1	0	0	1	0	1	
0	1	1	0	1	1	0	
1	0	0	0	1	1	1	
1	0	1	1	0	0	0	
1	1	0	1	0	0 -	1	
1	1	1	1	. 0	1	0	

Table 4.71 Truth table of Binary to Excess-3 Conversion




Figure 4.112 PROM

Example 4.33: We have found a minimum sum of products expression for each of two functions, F and G, minimizing them individually (no sharing)

$$F = WY' + XY'Z$$

$$G = WX'Y' + X'Y + W'Y'Z$$

- (i) Implement them with a ROM
- (ii) Implement them in the PLA

Solution: The given functions are first converted to canonical SOP form as follows

$$\begin{split} F &= W\overline{Y}(X+\overline{X})(Z+\overline{Z}) + X\overline{Y}Z(W+\overline{W}) \\ F &= (W\overline{Y}X+W\overline{Y}\,\overline{X})(Z+\overline{Z}) + X\overline{Y}ZW+X\overline{Y}Z\overline{W} \\ F &= WX\overline{Y}Z+WX\overline{Y}\overline{Z}+W\overline{X}\overline{Y}Z+W\overline{X}\overline{Y}Z+WX\overline{Y}Z+WX\overline{Y}Z+\overline{W}X\overline{Y}Z \\ F &= m_{13}+m_{12}+m_{9}+m_{8}+m_{5} \\ F &= \Sigma_{m}(5,8,9,12,13) \end{split}$$

Similarly by converting the function

$$G = WX'Y' + X'Y + W'Y'Z$$

$$G = W\overline{XY}(Z + \overline{Z}) + \overline{X}Y(W + \overline{W})(Z + \overline{Z}) + \overline{W}\overline{Y}Z(X + \overline{X})$$

$$G = W\overline{X}\overline{Y}Z + W\overline{X}\overline{Y}\overline{Z} + (\overline{X}YW + \overline{X}Y\overline{W})(Z + \overline{Z}) + \overline{W}\overline{Y}ZX + \overline{W}\overline{Y}Z\overline{X}$$

$$G = W\overline{X}\overline{Y}Z + W\overline{X}\overline{Y}\overline{Z} + W\overline{X}YZ + W\overline{X}Y\overline{Z} + \overline{W}\overline{X}YZ + \overline{W}\overline{X}Y\overline{Z} + \overline{W}X\overline{Y}Z + \overline{W}X\overline{Y}Z$$

$$+ \overline{W}\overline{X}\overline{Y}Z$$

$$G = m_9 + m_8 + m_{11} + m_{10} + m_3 + m_2 + m_5 + m_1$$

$$G = \sum_{m} (1,2,3,5,8,9,10,11)$$

## (i) Implementing the given function with a PROM

The given functions F and G have 4 inputs W, X, Y and Z. They generate 2<sup>4</sup> = 16 minterms and hence the PROM have 16 AND gates. Since there are 2 outputs the PROM have two OR gates.




Figure 4.113 PROM

## (ii) Implement them in the PLA.

We know that 
$$F(W, X, Y, Z) = \sum_{m} (5,8,9,12,13)$$
  
 $G(W, X, Y, Z) = \sum_{m} (1,2,3,5,8,9,10,11)$ 

### K-map for G

#### K-map for F

NX.	ΥZ 00	γz 01	YZ 11	YZ 10
₩₹ 00	0 0	0 1	0 3	0 2
₩x 01	0 4	1 5	0 7	0
WX 11	1 12	1 13	0 15	0
w⊼ 10	1 8	1),	0 11	0

YZ	ΫZ	YZ	Y2
00	01	11	10
0 0	1 1	1	1)2
0 4	1 5	0 7	0 6
0 12	0 13	0	0
1 8	1	1	1
	00 0 0 4 0 12	00 01  0 1 1  0 4 1 5  0 12 13	00 01 11  0 1 1 1  0 4 1 5 7  0 12 13 0 15

$$F = W\overline{Y} + X\overline{Y}Z$$

$$G = W\overline{X} + \overline{W}\overline{Y}Z + \overline{X}Y$$

Product terms	Inputs				Outputs	
D. Berthall	w	X	Y	z	F.	G
W₹	1.	-	0	-	.1	-
XŸZ		1	0	1	1	-
WX	1	0	-		-	1
₩Ÿz	0	-	0	1	-	1
Χ̈Υ	- '	0	1	2	-	1
					T	T

Table 4.72 PLA program table




Figure 4.114 PLA

## Example 4.34: Implement binary to Gray code converter using PROM devices.

#### Solution:

The truth table of a binary to gray code converter is shown in table 4.73.

Inp	ut Bir	nary (	code	Output Gray code				
<b>b</b> <sub>3</sub>	b <sub>2</sub>	<b>b</b> <sub>1</sub>	b <sub>0</sub>	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	Go	
0	0	0	0	0	.0	0	0	
0	0	0	1.	0	0	0	.1	
0	0	1	0	0	0.	1	1	
0	.0	1	-1	0	0	1	0	
0	1	0	0	0	1	1	0	
0	.1	0	1	0	1	1	1	
0 .	1	1	0	0	. 1	0	1	
0	1	1	1	0	1	0	0	
1	. 0	0	0	. 1	1-	0 -	0	
1	0	- 0	1	1	1	0	1	
1	-0	1	0	1	1	1	1	
1	0	1.1	1	1	1	1	0,	
1	1	0	0	1	.0	1.	0	
1	1	0	1	1	0	1	1	
1	1	1	0	1	0	0	1	
1	1	1	1	1	0	0	0	

Table 4.73 Truth table for Binary to Gray code converter




Figure 4.115 PROM

## 4.17 SEQUENTIAL PROGRAMMABLE DEVICES

The combinational PLD (PLA, PAL and PROM) consists of only gates. But most of the programmable devices are designed with flip-flops and gates, so it is necessary to include an external flip-flop with the combinational PLD when they are used in the design of programmable devices.

The sequential programmable devices are mainly classified into three types. They are,

- Sequential programmable logic devices (SPLD)
- 2. Complex programmable logic devices (CPLD)
- 3. Field-programmable gate array (FPGA)

#### 4.17.1 Sequential programmable logic devices (SPLD)

Sequential programmable logic devices (SPLD) are also known as simple PLD. The SPLD includes flip-flops, in addition to the AND-OR array, with in the integrated circuit chip. A PAL or PLA is modified by including a number of flip-flops connected to form a register.




Figure 4.116 Block diagram of a sequential programmable Logic device

The outputs of sequential programmable logic devices can be taken from the OR gates of the PAL or PLA or from the outputs of the flip-flops. The flip-flops may be D Flip-flop or JK flip-flop. The flop-flops are flexible such that they can be programmed to operate as either JK flip-flop or D flip-flop.

### Registered PAL configuration

The configuration mostly used in the SPLD is the combinational PAL together with D flip-flops. A PAL that includes flip-flops is referred to as a registered PAL. Each section of SPLD is called a macrocell.




Figure 4.117 Block diagram of Registered PAL

inacrocell contains a sum of products logic function and an optional flip-flop.

Figure 4.118 shows the logic diagram of a basic macrocell. The output is by a edge triggered D flip-flop connected to a common clock inputs. The aput of the flip-flop is connected to a tri-state buffer (or inverter) controlled by an and enable signal. The output of the flip-flop is fed back to the programmable ND gates to provide the present state condition for the sequential circuit. All the follows are connected to the common CLK input, and all the tri-state buffers are prolled by the output enable signal.




Figure 4.118 Basic macrocell logic

(17.2 Complex Programmable logic devices (CPLD) A CPLD consists of multiple PLDs interconnected through a programmable

which matrix as shown in figure 4.119




Figure 4.119 Block diagram of complex programmable Logic devices (CPLD)

The input output block (I/O block) provides the input output connection to the programmable switch matrix. Each I/O block is driven by a tri-state buffer and can be programmed to act as input or output pin. The programmable switch matrix receives inputs from the I/O block and directs them to the individual macrocells or PLDs. Similarly selected outputs from the macro cells or PLDs are sent to the outputs through programmable switch matrix to the I/O block. Each PLD typically contains 8 to 16 macrocells. In some cases the macrocell flip-flop is programmed in such a way that it can act as JK, D or T flip-flop.

#### 4.17.3 Field Programmable gate Array (FPGA)

A field programmable gate array (FPGA) is a programmable device that can be programmed at the user's location. The word 'field' in the name refers to the ability of the gate arrays to be programmed for a specific function by the user instead of by the manufacturer of the devices. The word 'array' is used to indicate a series of rows or columns of gates that can be programmed by the end user. A FPGA consists of an array of hundred or thousands of Programmable logic blocks surrounded by programmable input and output blocks (IOB) and connected together via programmable interconnections known as switching matrix.




Figure 4.120 General FPGA chip architecture

The programmable logic block consists of lookup tables, multiplexers, gates and flip-flops. A lookup table is a truth table stored in a SRAM and provides the function for the logic block.




Figure 4.121 Switching matrices and programmable interconnect points

The programmable logic blocks of FPGAs are called configurable logic blocks (CLBs) also known as Logic elements (LE). The interconnection are made between the CLB using programmable interconnect known as switching matrix as shown in figure 4.122.




Figure 4.122 Interconnection between CLBs

FPGAs typically offer several types of interconnect depending on the distance between CLBs. Connections between CLB may requires complex paths, since the CLBs are arranged in two dimensional structure. We therefore need to make connections not just between CLBs and wires but also between the wires. Wires are typically organized in wiring channels or routing channels that run horizontally and vertically through the chip. The horizontal channel and vertical channel contains several wires and the programmer chooses which wire will be used in each channel to carry the signal.




Figure 4.123 Configurable logic block (CLB)




Figure 4.124 Configurable logic block with Flip-flop

The lookup table in a CLB is an SRAM that is used to implement a truth thle. Each address in the SRAM represents a combination of inputs to the CLBs. A sinput function requires an SRAM with 2n locations. Logic elements or CLBs gnerally contain registers, flip-flops and latches as well as combinational logic as hown in figure 4.124.

The FPGA can be easily reprogrammed. The I/O pins connect it to the mide world. Output pins provide buffers with sufficient drive to produce adequate ignals on the pins. Each I/O block is driven by a tri-state buffer and can be regrammed to act as input or output.

## MAPPLICATION SPECIFIC INTEGRATED CIRCUITS (ASIC)

Application specific integrated circuit is an integrated circuit (IC) customized raparticular application rather than intended for general purpose use.

Examples of ASIC are an IC designed to run a digital voice recorder, a chip brattoy bear that talks, a chip designed to handle the interface between memory and microprocessor etc.

## 18.1 Full custom ASIC

In a full custom ASIC, the designer should design some or all the logic cells, a full custom ASIC, the designer should also are no suitable existing cell or layout. We uses a full custom design if there are no suitable existing cell or layout. We uses a full custom design if there are no suitable existing cell or layout. Tries available that can be used for the logic cells are not small enough or available that can be used for the logic cells are not small enough or the logic cells The too much power. We also uses a full custom design if the ASIC technology or so specialized that there are no existing cell libraries.

## 4.18.2 Standard-cell based ASIC

A cell based ASIC (Cell based IC or CBIC) uses predefined logic cells such A cell based ASIC (Cell based 10 of the predefined logic cells are as AND gate, OR gates, multiplexers, flip-flop etc. these predefined logic cells are as AND gate, OR gates, multiplexers, flip-flop etc. these predefined logic cells are as any be used in combinate. as AND gate, OR gates, multiplexers, mp and the used in combination with known as standard cells. The standard cell areas may be used in combination with known as standard cells. The standard cells or microcontrollers known as microprocessor or microcontrollers known as larger predefined cells such as microprocessor full-custom blocks such larger predefined cells such as interest and such as interest predefined cells such as interest and such as interest. macros (SLMs), fixed blocks, cores or Functional standard Blocks (FSBs).




Figure 4.125 Standard-cell based ASIC

The figure 4.125 shows a standard-cell based ASIC. In this, the ASIC designer define only the placement of the standard cells and the interconnect in the cell based IC. However the standard cell can be placed anywhere on the silicon. The advantage of CBIC is that designers save time, money and reduce risk by using those predefined or predesigned standard cell libraries. The disadvantage of cell based lo is the time or expense of designing the standard cell library is high.

Each standard cell library is designed using full custom methods. The power and ground lines run horizontally on metal lines inside the cells. Usually the designation manually controls the number of power and ground lines.

Standard cell libraries may contain hundreds of different logic cells including combinational functions (NAND, NOR, AND, OR gates etc) with multiple inputs to well as latches and flin-flore and flin-flore. well as latches and flip-flops with different combinations of reset, preset clocking options.

# 18.3 Gate array based ASIC

In a gate array based ASIC the transistors are predefined on the silicon wafer. predefined pattern of transistors on a gate array is the base array. The smallest that is replicated to make the base array is the base array. The smallest of metal, which define the interconnect between transistors are defined by the The designer chooses the predefined logic cells from a gate array library. be logic cells in the gate array-library are called macros.

the gate array base ASIC are classified into 3 types.

- 1. Channeled gate array
- 2. Channel less gate array
- 3. Structured gate array

## (18.3.1 Channeled gate array




Figure 4.126 Channeled gate array

In a channeled gate array, rows of cells are separated by channels used for a channeled gate array, rows of cells are fixed in height thown in figure 4.126.

## 4.18.3.2 Channel-less gate array




Figure 4.127 Channel-less gate array

In a channel-less gate array, there is no predefined areas (channel) for interconnection between the cells as shown in figure 4.127. Here the routing or interconnection is done on the top of the gate array device. The amount of logic cell that can be implemented in a given silicon area is higher for channel-less gate array than for channeled gate array.

#### 4.18.3.3 Structured gate array

Structured gate array is also known as embedded gate array. It combines some of the features of CBIC (cell based IC) and gate array based ICs. In a structured gate array we set some of the IC area and dedicate it to a specific function as shown in figure 4.128. This embedded area either can contain a different base cell that is more suitable for building memory cells, or it can contain a complex circuit block such as microcontrollers.

Asynchronous Sequential Circuits and Programmability Logic Davices




Figure 4.128 Structured gate array