

## Applications

Unit - 3  
Op-Amps

### Instrumentation Amplifier :-

\* In a number of industrial and consumer applications, one is required to measure and control physical quantities


\* These quantities are usually measured with the help of transducers. The output of transducers has to be amplified so that it can drive the indicator.

\* This function is performed by an instrumentation amplifier.

The important features are

- high gain accuracy
- high CMRR
- high gain stability with low temperature coefficient.
- low DC offset
- low output impedance

Op-amps  $\mu A725$  to meet above requirements. Available Op-amps are AD521, AD524, AD620, AD624



Differential amplifier using single OP-AMPS

from this diagram,

$$V_0 = -\frac{R_2}{R_1} V_2 + \frac{1}{1 + \frac{R_3}{R_4}} V_1 \left( 1 + \frac{R_2}{R_1} \right)$$

$$V_0 = -\frac{R_2}{R_1} \left[ V_2 - \frac{1}{1 + \frac{R_3}{R_4}} \left( \frac{R_1}{R_2} + 1 \right) V_1 \right] \rightarrow 4.16$$

$$\Rightarrow \frac{R_1}{R_2} = \frac{R_3}{R_4}$$

$$= -\frac{R_2}{R_1} \left[ V_2 - \frac{1}{1 + \frac{R_1}{R_2}} \left( \frac{R_1}{R_2} + 1 \right) V_1 \right]$$

$$= -\frac{R_2}{R_1} \left[ V_2 - \frac{1}{\frac{R_2 + R_1}{R_2}} \left( \frac{R_1 + R_2}{R_2} \right) V_1 \right]$$


$$= -\frac{R_2}{R_1} \left[ V_2 - \frac{R_2}{R_2 + R_1} \times \frac{R_1 + R_2}{R_2} V_1 \right]$$

$$V_0 = \frac{R_2}{R_1} [V_1 - V_2] \rightarrow 4.17$$

→ low impedance may load the signal source heavily.

→ To avoid this high resistance buffer is used.

**Improved Instrumentation Amplifier**



From diagram

$$V_o = -\frac{R_2}{R_1} v_2' + \left(1 + \frac{R_2}{R_1}\right) \left(\frac{R_2 v_1'}{R_1 + R_2}\right)$$

$$= \frac{R_2}{R_1} (v_1' - v_2') \quad \rightarrow 4.18$$

→ since no current flow,

$$v_1' = R'I + v_1 = \frac{R'}{R} (v_1 - v_2) + v_1 \quad \rightarrow 4.19$$

$$v_2' = -R'I + v_2 = \frac{-R'}{R} (v_1 - v_2) + v_2 \quad \rightarrow 4.20$$

Substitute  $v_1'$  &  $v_2'$

$$V_o = \frac{R_2}{R_1} \left[ \frac{2R'}{R} (v_1 - v_2) + (v_1 - v_2) \right]$$

$$V_0 = \frac{R_2}{R_1} \left( 1 + \frac{2R'}{R} \right) (V_1 - V_2)$$

Applications:

- Transducer bridge
- Temperature indicator
- temperature controller
- light intensity meter

log & Antilog Amplifier:

Log-amp can be used to compress the dynamic range of a signal.

Log Amps:

A grounded base transistor is placed in the feedback path. Since the collector is held at virtual ground then,

$$I_E = I_S (e^{2V_E/KT} - 1)$$

$$I_E = I_C$$

$$I_C = I_S (e^{2V_E/KT} - 1)$$

Therefore


$$\frac{I_C}{I_S} = e^{2V_E/KT} - 1$$

$$e^{qV_E/kT} = \frac{I_C}{I_S} + 1$$

$$= \frac{I_C}{I_S} \quad \left[ \text{as } I_S \approx 10^{-13} \text{ A, } I_C \gg I_S \right]$$

Taking natural log on both sides

$$V_k = \frac{kT}{q} \ln \frac{I_C}{I_S}$$



Fundamental log AMP.


$$\text{So } V_o = \frac{-kT}{q} \ln \left( \frac{V_i}{R_1 I_S} \right) = -\frac{kT}{q} \ln \left( \frac{V_i}{V_{ref}} \right)$$

$$V_{ref} = R_1 I_S$$

→  $I_S$  varies from transistor to transistor & with temperature

To overcome this problem two transistors are integrated close together in the same silicon wafer.

log AMP with temperature compensation.



Assume,

$$I_{S1} = I_{S2} = I_S$$

$$V_1 = -\frac{kT}{q} \ln \frac{V_i}{R_1 I_S}$$

$$V_2 = -\frac{kT}{q} \ln \frac{V_{ref}}{R_1 I_S}$$

$$V_o = \frac{kT}{q} \ln \left( \frac{V_i}{V_{ref}} \right)$$

$$V_{ocomp} = \left( 1 + \frac{R_2}{R_{Tc}} \right) \frac{kT}{q} \ln \left( \frac{V_i}{V_{ref}} \right)$$

Anti log Amplifier:

→ input  $V_i$  is fed into the temperature compensating voltage divider  $R_2$  &  $R_{Tc}$ . The base emitter voltage of



Transistors

$$V_{BE} = \frac{kT}{q} \ln \left( \frac{V_o}{R_1 I_S} \right)$$

$$V_{Q2B-E} = \frac{kT}{q} \ln \left( \frac{V_o}{R_1 I_s} \right)$$

Since  $Q_1$  is tied to ground,

$$V_A = -V_{Q1 B-E} = -\frac{kT}{q} \ln \frac{V_o}{R_1 I_s}$$



### Analog Amplifier

The Base voltage

$V_B$  of  $Q_2$  is

$$V_B = \frac{R_{Tc}}{R_2 + R_{Tc}}$$

$$V_i \rightarrow (4-48)$$

voltage at the emitter is

$$V_{Q2B-E} = V_B + V_{Q2E-B}$$

$$V_{O2} B.E = \left( \frac{R_{Tc}}{R_2 + R_{Tc}} \right) V_i - \frac{kT}{q} \ln \left( \frac{V_{ref}}{R_1 I_s} \right) \quad (4.49)$$

$$V_A = V_{O2} B.E$$

$$-\frac{kT}{q} \ln \frac{V_o}{R_1 I_s} = \frac{R_{Tc}}{R_2 + R_{Tc}} V_i - \frac{kT}{q} \ln \frac{V_{ref}}{R_1 I_s}$$

$$\frac{R_{Tc}}{R_2 + R_{Tc}} V_i = -\frac{kT}{q} \left[ \ln \frac{V_o}{R_1 I_s} - \ln \frac{V_{ref}}{R_1 I_s} \right] \quad (4.50)$$

$$-\frac{q}{kT} \frac{R_{Tc}}{R_2 + R_{Tc}} V_i = \ln \frac{V_o}{V_{ref}} \quad (4.51)$$

Changing natural log,

$$-k' V_i = \log_{10} \left( \frac{V_o}{V_{ref}} \right) \quad (4.52)$$

$$\frac{V_o}{V_{ref}} = 10^{-k' V_i}$$

$$V_o = V_{ref} (10^{-k' V_i}) \quad (4.53)$$

$$k' = 0.4343 \left( \frac{q}{kT} \right) \left( \frac{R_{Tc}}{R_2 + R_{Tc}} \right) \quad (4.54)$$

Hence an increase of input by one volt causes the output decrease by a decade.

### Filters

→ Electric filters are used in




## Comparators

→ A Comparator is a circuit which compares a signal voltage  $V$  applied.


Two basic types of Comparators

- 1) Non inverting Comparator
- 2) Inverting Comparator

### Non inverting Comparator



waveforms:-



→ fixed ref voltage  $V_{ref}$  is applied to (-) input &  $V_i$  to (+) input.

→ If  $-V_{sat}$  for  $V_i < V_{ref}$  &  $V_o$  is



Inverting AMP circuit.

- $V_{ref}$  is applied to (+) input
- $V_i$  is applied to (-) input
- \* Output voltage independent of

Power supply.

- \* It can be obtained by R & back to back Zener Diode diode.

Inverting Comparator



Output waveforms



# Applications of Comparator:-

Some important application of Comparator are

- 1) zero crossing detector
- 2) window detector
- 3) Time Marker Generator
- 4) Phase meter

## Zero Crossing Detector:-

→ used to detect zero crossing  
 with  $V_{ref}$  is set to zero.  
 → output Sine waveform



Window Detector


→ Instant at which an unknown input is between two threshold levels.

→ It uses three indicators.

→ Yellow (< 3V)

→ Green (3 - 6V)

→ Red (> 6V)




Three level Comparator with LED Indicator.


Time Marker Generator:-

→ output of Zero Crossing detector is differentiated by an RC circuit

→ Negative Portion is clipped off



Time Marker Circuit





**Phase detector:-**  
 → Measured Phase angle b/w two voltages.

→ Time & Phase difference



Multivibrator  
 is called as free running oscillator.

square wave generator & waveforms



The voltage across the capacitor

$$V_c(t) = V_f + (v_i - V_f) e^{-t/RC} \quad (5.4)$$

$$V_f = +V_{sat}$$

$$v_i = -\beta V_{sat}$$

$$V_c(t) = V_{sat} (-\beta V_{sat} - V_{sat}) e^{-t/RC}$$

$$V_c(t) = V_{sat} - V_{sat} (1 + \beta) e^{-t/RC}$$

$$V_c(T_1) = \beta V_{sat} = V_{sat} - V_{sat}(1+\beta)e^{-T_1/RC} \quad \rightarrow (5.6)$$

$$T_1 = RC \ln \frac{1+\beta}{1-\beta} \quad \rightarrow (5.7)$$

$$T = 2T_1 = 2RC \ln \frac{1+\beta}{1-\beta} \quad \rightarrow (5.8)$$

$$f_0 = \frac{1}{2RC}$$

$$V_o \text{ Peak to Peak} = 2(V_2 + V_D)$$

Resistor  $R_{sc}$  limits the current drawn from OP-AMP


$$I_s = \frac{V_{sat} - V_2}{R_{sc}} \quad \rightarrow (5.11)$$

$$T = RC \ln \frac{1 + \beta V_{o2} / V_{o1}}{1 - \beta}$$


Monostable Multivibrator:-

→ One Stable State to other is quasi Stable State.

→ Single o/p pulse or adjustable time duration.



o/p waveform



→  $D_1$  conducts ( $V_c$  is clamped to  $+0.7V$ )

$$V_o = V_f + (V_i - V_f) e^{-t/RC} \rightarrow (S-13)$$

$$V_c = -V_{sat} + (V_D + V_{sat}) e^{-t/RC} \rightarrow (S-14)$$



$$V_c = -\beta V_{sat}$$

$$-\beta V_{sat} = -V_{sat} + (V_D + V_{sat}) e^{-T/Rc}$$

$$T = R_c \ln \left( \frac{1 + V_D/V_{sat}}{1 - \beta} \right) \rightarrow (5.16)$$

$$\beta = R_2 / (R_1 + R_2)$$

### Wave form generators:-

→ This circuit is also known as Schmitt Trigger

→ input voltage to (-)

→ feedback voltage (+)


→ voltage levels  $V_{UT}$  &  $V_{LT}$


$$\text{If } V_o = +V_{sat}$$

by superposition

$$V_{UT} = \frac{V_{ref} R_1}{R_1 + R_2} + \frac{R_2 V_{sat}}{R_1 + R_2}$$

$V_{LT} \Rightarrow$  Lower threshold voltage





$$V_{LT} = \frac{V_{ref} R_1 + R_2 V_{sat}}{R_1 + R_2} \rightarrow (5.2)$$


$$V_H = V_{UT} - V_{LT} = \frac{2 R_2 V_{sat}}{R_1 + R_2} \rightarrow (5.3)$$

→ higher trigger voltage for increasing signals

→ input signal  $V_i$  is smaller

than  $V_H$

$$V_{UT} = -V_{LT} = \frac{R_2 V_{sat}}{R_1 + R_2}$$



Input impedance of sinusoidal frequency  $f = 1/T$  is applied to such comparator, a symmetrical square wave obtained.

**Peak Detector :-**


Function of Peak detector is to compute peak value of input.

$V_i > V_c$  the Diode  $D$  is forward biased, the circuit becomes a voltage follower.

→ when  $V_i$


Applications:

- 1) Measurement Instrument
- 2) Amplitude Modulation



(+) Peak detector

output wave form







clipper

→ used to clip-off a certain portion of the input signal.



→ clipping level is determined by  $V_{ref}$  & positive voltage  $V^+$


Positive clipper



### Negative Clipper:-

- In reverse condition i.e., changing the polarity of the reference voltage  $V_{ref}$ .
- It clips negative parts of the input signal
- ref voltage  $V_{ref}$ .






### Clamper :-


- Clamper is known as DC inserter
- used to add a desired DC level to the o/p voltage

Two types

- 1) Positive clamper
- 2) Negative clamper

→ In positive clamper, variable '+ve' voltage applied.






### Sample and Hold circuit :-

→ Sample and hold circuit samples an input signal & holds on to its last sampled.




→ when  $V_c$  is '+', the E-MOSFET turns on and the capacitor charges to the value of input  $V_i$ .





→ When  $V_c$  is zero, the E MOSFET is off, facing high i/p impedance of the voltage follower.

→ The frequency of the control voltage should be kept higher than the input



I/P & O/P waveforms :-

→ Time period  $T_H$  of  $v_c$  during which the voltage across the capacitor is held constant.

→ The frequency of the control voltage should be kept higher than input

Advanta




# D/A Converter :-

→ For processing, transmission & storage purpose the variables (voltage, current etc) are expressed in digital form.

→ The operation of digital system is based upon ① analog to digital  
② Digital to analog.

## Advantages :-

- It gives better accuracy
- It reduces noise



## Applications :-

- Digital audio recording & playback
- Computers
- pulse code Modulation transmission
- Microprocessor based instrumentation
- digital signal processing

There are Three techniques,

- 1) weighted resistor DAC
- 2) R-2R ladder
- 3) Inverted R-2R ladder

### Weighted Resistor:-


→ It has n electronic switches  $d_1, d_2, \dots, d_n$  controlled by binary input word.

→ If the input bit is 0 the switch connects the resistor to the ground.

$$\text{So, } I_o = I_1 + I_2 + \dots + I_n$$

$$= \frac{V_R}{2R} d_1 + \frac{V_R}{2^2 R} d_2 + \dots + \frac{V_R}{2^n R} d_n$$

### Weighted DAC



$$\Rightarrow \frac{V_R}{R} (d_1 2^{-1} + d_2 2^{-2} + \dots + d_n 2^{-n})$$

O/P voltage

$$V_o = I_o R_f$$


$$= \frac{\sqrt{R}}{R} (d_1 2^1 + d_2 2^2 + \dots)$$

→ It working as a current to voltage Converter

→ Reference voltage should be +5V & o/p will be negative

→ On resistor must be very low & they should have zero offset voltage.

→ Different types of digitally controlled SPDT electronic switches are available of which two are connected as shown in figure



→ two Complementary gate inputs  $Q$  &  $\bar{Q}$  come from MOSFET S-R flipflop

→ logic '1' corresponds to  $-10V$  & logic '0' corresponds to zero volt.

→ If there is '1' in the bit line  $Q=1$  &  $R=0$ ,  $Q=1$  &  $\bar{Q}=0$

→ This drives the transistor  $Q_1$  on

→  $-V_R$  means transistor  $Q_2$  remains off.

→  $\bar{Q}=0$  makes transistor  $Q_1$  off &  $Q_2$  on.

→ The output of CMOS inverter is at logic 1, i.e.  $5V$  applied to  $R_1$  through voltage follower.

### R-2R Ladder DAC:-

#### Disadvantages:-

→ wide range of resistor values required.

→ For better resolution, the  $n/p$  binary word length has to be

Increased.

→ Number of bit increases, the range of resistance value increases.

### R-2R Ladder DAC :-

→ wide range of resistors  
 → Two values of resistor are required.

→ Switch positions  $d_1 d_2 d_3 \rightarrow 100$


The voltage at node c is

$$\frac{-V_R \left(\frac{2}{3}R\right)}{2R + \frac{2}{3}R} = \frac{-V_R}{4}$$

The output voltage is

$$V_o = \frac{-2R}{R} \left(\frac{-V_R}{4}\right) = \frac{V_R}{2} = \frac{V_{FS}}{2}$$



### R-2R ladder DAC



The o/p voltages becomes,

$$V_o = \left( \frac{2R}{R} \right) \left( \frac{-V_R}{16} \right) = \frac{V_R}{8} = \frac{V_{FS}}{8}$$


R-2R ladder DAC



Inverted R-2R Ladder:-

- Inverting input binary word connects to ground or inverting input terminal
- Switch  $d_i$  is '0', current flowing  $2R$  to the ground.

→ When  $d_i$  is at logical '1', the current through  $2R$  sinks to the virtual ground.  
 → current remains constant in each branch of ladder  
 → The current flows from inverting i/p terminal to  $-V_R$  for  $d_i = 1$ , & from ground to  $-V_R$  for  $d_i = 0$ .



Direct type


ADC'S:-

→ It is simplest possible  
 A/D converter.  
 → Most expensive & fast operation.



→ Consists of a resistive divider network of 8 op-amp, 8 line to 3 line encoder.

→ to compare the analog voltage  $V_a$  with each of the node voltages.



voltage input

$$V_a > V_d$$

$$V_a \geq V_d$$

$$V_a = V_d$$

logic output


$$X = 1$$

$$X = 0$$

previous

value

Comparator



Applications :-

- data loggers
- Instrumentation where conversion speed is important
- digital meters
- Monitoring systems
- Panel meters

Advantages :-

- typical conversion time is 100 ns or less
- Conversion time is limited

Disadvantages :-


- the number of comparators required almost doubles for each bit.
- more complex

Successive Approximation Converter

- Eight bit Converter require 8 clock Pulse to obtain a digital o/p

→ SAR required value of each bit by trial & error.

→ Sets the MSB  $d_1 = 1$  with all other bits '0', trial code is 10000000



Functional Diagram


→ If  $V_a > V_d$  then DAC o/p  $V_d$  is less.

→ If  $V_a < V_d$  then DAC o/p the 10000000

is greater.

one conversion cycle

Actual Analog signal  $V_a$



→ Reset MSB to 0 & go on to the next lower significant bit

Correct digital Representation

11010100

SAR o/p  
V<sub>d</sub>

Comparator o/p

10000000	1
11000000	1
11100000	0
11010000	1
11011000	0
11010100	1
11010110	0
11010101	0
11010100	

Integrating type

of ADC's

→ Do not require the input

a s/H circuit at

→ Input changes, ADC o/p code will be a value of input averaged over the integration period.

Charge balancing ADC :-

- Convert input signal to a frequency
- output code α to analog input
- output V/F converter depends upon an RC Product

Drawback :-

Charge balancing

ADC is eliminated

## Dual Slope ADC

→ consists of high input impedance buffer  $A_1$ , Precision integrator  $A_2$  & Voltage comparator.

→  $V_R$  is opposite polarity until the integrator o/p is zero.

→ **START**, the switch  $SW_1$  is connected to ground,  $SW_2$  is close.

→  $CA_2$  Provides Automatic Compensation.

→ Counter resets itself to zero at the end of the interval  $T_1$  & the switch  $SW_1$  is connected to

$(-V_R)$ .

Analog input voltage

$$V_a \cdot T_1 = t_2 - t_1 = \frac{2^n \text{ counts}}{\text{clock rate}}$$

$$t_3 - t_2 = \frac{\text{digital count } N}{\text{clock rate}}$$

Integrator

$$\Delta V_o = (-1/RC) V \Delta t$$

$$V_1 = (-1/RC) V_a (t_2 - t_1)$$

$$V_1 = \left( \frac{V_a}{RC} \right) (t_2 - t_1) = V_R (t_3 - t_2)$$



$$t_2 - t_1 = 2^n$$

Putting the values

$$t_3 - t_2 = 2^n$$

$$V_a (2^n) = (V_R) 2^n$$

$$V_a = (V_R) (2^n / 2^n)$$



**Important Observations:-**

→  $V_R$  &  $n$  constant,  $V_a$  &  $N$  and independent of  $R, C$  &  $T$



→  $\log^n$  Conversion time

→ It is applicable for

Slowly Varying Signals i.e. weighing scales & thermocouples.

→ The Dual Slope ADC integrates the input signal for a fixed time.

Cost is Complete High Accuracy





## Active Filters

→ Filters are used in communication & signal processing and all electronic instruments.

→ They use op-amp as the active elements, & resistors and capacitors & capacitors as the passive elements.

The most commonly used filters are

- 1) Low Pass filter
- 2) High Pass filter
- 3) Band Pass filter
- 4) Band Reject filter



Frequency response of filters (a) Low pass (b) high pass filters.



Transfer function

$$A(s) = \frac{V_o(s)}{V_i(s)}$$

under Steady state condition,



$$H(\omega) = |H(\omega)| e^{j\phi(\omega)} \quad \text{--- (7.1)}$$




Frequency response  
(d) Band-reject.


(c) Band Pass

First order Low Pass Filter :-

Consists of single RC network connected to the inverting and non inverting amplifiers.



First order low pass filter



Frequency Response

The voltage across the capacitor

$$V_c(s) = \frac{1/sC}{R + 1/sC} V_i(s)$$

$$\frac{v_1(s)}{v_i(s)} = \frac{1}{RCs+1} \rightarrow (7.4)$$

Closed loop gain,

$$A_o = \frac{v_o(s)}{v_i(s)} = \frac{1+R_f}{R_i} \rightarrow (7.5)$$

$$H(s) = \frac{v_o(s)}{v_i(s)} = \frac{v_o(s)}{v_1(s)} \cdot \frac{v_1(s)}{v_i(s)} = \frac{A_o}{RCs+1} \rightarrow (7.6)$$

$$\omega_h = \frac{1}{RC} \rightarrow (7.7)$$

$$H(s) = \frac{v_o(s)}{v_i(s)} = \frac{A_o}{s/\omega_h + 1} = \frac{A_o \omega_h}{s + \omega_h} \rightarrow (7.8)$$

$$H(j\omega) = \frac{A_o}{1+j\omega RC} = \frac{A_o}{1+j(\omega/\omega_h)} \rightarrow (7.9)$$

$$\omega_h = \frac{1}{2\pi RC} \quad \& \quad f = \frac{\omega}{2\pi}$$

very frequency  $f \ll \omega_h$

$$|H(j\omega)| = A_o$$

$$f = \omega_h$$

$$|H(j\omega)| \ll A_o \approx 0, \text{ if } f \gg \omega_h$$

→ Frequency range from 0 to  $\omega_h$   
 → Pass band.  
 →  $f > \omega_h$  stop band.


## Second Order Active Filter:-

An improved filter response can be obtained by using second order Active filters.

$$V_o = \left(1 + \frac{R_f}{R_i}\right) V_B = A_o V_B \rightarrow (7.13)$$

$$A_o = 1 + \frac{R_f}{R_i} \rightarrow (7.14)$$

Circuit Diagram



kcl law, at A gives


$$\begin{aligned} v_i y_1 &= V_A (y_1 + y_2 + y_3) - v_o y_3 - V_B y_2 \\ &= V_A (y_1 + y_2 + y_3) - v_o y_3 - \frac{v_o y_2}{A_o} \rightarrow (7.15) \end{aligned}$$

kcl law at node 'B' is

$$V_A y_2 - V_B (y_2 + y_4) = v_o \frac{(y_2 + y_4)}{A_o}$$

$$V_A = \frac{v_o (y_2 + y_4)}{A_o y_2}$$

$$\text{voltage gain} = \frac{v_o}{v_i} = \frac{A_o y_1 y_2}{y_1 y_2 + y_4 (y_1 + y_2 + y_3) + y_2 y_3 (1 - A_o)}$$



Second order low pass filter

Transfer function of low pass filter =  $H(s)$

$$H(s) = \frac{A_0}{s^2 C^2 R^2 + s C R (3 - A_0) + 1} \rightarrow 7.18$$

$$H(s) = \frac{A_0 \omega_n^2}{s^2 + d \omega_n s + \omega_n^2} \rightarrow 7.19$$

where  
 $A_0$  = gain  
 $\omega_n$  = upper cut off frequency in radian/second  
 $d$  = damping coefficient

$$\omega_n = \frac{1}{RC} \rightarrow 7.20$$

$$d = (3 - A_0) \rightarrow 7.21$$

$$H(j\omega) = \frac{A_0}{(j\omega/\omega_n)^2 + jd(\omega/\omega_n) + 1} \rightarrow 7.22$$

Normalized Expression for low Pass filter is

filter is

$$H(j\omega) = \frac{A_0}{s_n^2 + d s_n + 1}$$

The expression of magnitude in dB  
of transfer function

$$20 \log |H(j\omega)| = 20 \log \frac{A_0}{\sqrt{\left(1 - \frac{\omega^2}{\omega_h^2}\right)^2 + \left(d \frac{\omega}{\omega_h}\right)^2}}$$